Presentation is loading. Please wait.

Presentation is loading. Please wait.

Stato progetto COSA 2016 http://www.cosa-project.it.

Published byAlberta Renzi Modified over 6 years ago

Similar presentations

Presentation on theme: "Stato progetto COSA 2016 http://www.cosa-project.it."— Presentation transcript:

1 Stato progetto COSA 2016

2 Daniele Cesini – INFN-CNAF
03/11/2016

3 INFN COSA project COSA: Computing On SOC Architecture
Duration: 3 years from January 2015 Departments: 7 INFN CNAF, PI, PD, ROMA1, FE, PR, LNL BUDGET :53 kEu Year1, 53kEu Year2, 46 kEu Year3 Funded by INFN CSN5 Daniele Cesini – INFN-CNAF 03/11/2016

4 Objectives Acquire know-how Unification of INFN HW testing activities
Porting and benchmarking of low power/low cost System on Chip Operations of Linux system on SoCs Benchmarking hybrid architectures Unification of INFN HW testing activities Continuation of the COKA project Computing on Knights Architecture Porting on traditional accelerator (GPU/MIC) Continuation of the HEPMARK projects X86 benchmarking Study of custom low latency interconnection built with ARM+FPGA devices Prepare H2020 proposals on LowPower computing calls Daniele Cesini – INFN-CNAF 03/11/2016

5 Assegnazioni Assegnazioni 2017: FE INV: sistema PASCAL (10 keu)
CNAF INV: switch omnipath, schede omnipath pci, 3k schede SoC low power, picoitx (17keu) CNAF SW: rinnovo compilatore intel (6keu) Daniele Cesini – INFN-CNAF 03/11/2016

6 Inventariabile 2015/2016 2015 RM1 – 13k Switch di rete per cluster APEnet e acquisizione PCIe Fabric switch di AVAGO CNAF – 14k nodi cluster + 2 switch 1gb + 1 switch 10gb + schede 10gb + HDs vari + RAM varie + alimentatore FE – 7k co-finanziamento con UNIFE di un cluster di   32+5 schede NVIDIA-K80, ovvero GPU PD - intel Xeon D core con HT, AMD A1100 che e' un ARM A57 8core, 16GB di RAM 2016 CNAF: 4x jetson TX1 (fondi cnaf), 1.6 keu da spendere (consumo) RM1: FPGA Altera (Arria10 /Sratix10) ? + jetson x1 ? inv cnaf? FE: xeon PHI KNL? (preventivi disponibili) PD: arm64? Daniele Cesini – INFN-CNAF 03/11/2016

7 Milestones 2015 Daniele Cesini – INFN-CNAF 03/11/2016

8 Milestones 2016/2017 +2017: valutazione interconnessioni Omnipath
Daniele Cesini – INFN-CNAF 03/11/2016

9 Afferenze Daniele Cesini – INFN-CNAF 03/11/2016

10 Pubblicazioni 2015 RM1 2015 FE 2015 CNAF 2016
X-Ray Computed Tomography Applied to Objects of Cultural Heritage: Porting and Testing the Filtered Back-Projection Reconstruction Algorithm on Low Power Systems-on-Chip - PDP 2016, , 2016 ​ Evaluating Systems on Chip through HPC Bioinformatics and Astrophysics Applications – PDP 2016, , 2016 Manzali/falabella/Giacomini LHCb Event Building on cosa cluster 2 pubblicazioni Daniele Cesini – INFN-CNAF 03/11/2016

11 Conferenze 2015: 2016: Presentazioni COLA WS ALTRO??
X-Ray Computed Tomography Applied to Objects of Cultural Heritage: Porting and Testing the Filtered Back-Projection Reconstruction Algorithm on Low Power Systems-on-Chip - PDP 2016 ​ Evaluating Systems on Chip through HPC Bioinformatics and Astrophysics Applications – PDP 2016 LHCb Event Building on low power SIF Genova ALTRO?? Daniele Cesini – INFN-CNAF 03/11/2016

12 Collaborazioni 2015/2016 Altro ??
progetto Hercules CIRI-ICT UNIBO MICREL LAB Altro ?? Daniele Cesini – INFN-CNAF 03/11/2016

Download ppt "Stato progetto COSA 2016 http://www.cosa-project.it."

Similar presentations

PCI Express® technology in 28-nm FPGAs

PCI Express® technology in 28-nm FPGAs
Performance Analysis of Virtualization for High Performance Computing A Practical Evaluation of Hypervisor Overheads Matthew Cawood University of Cape.

Performance Analysis of Virtualization for High Performance Computing A Practical Evaluation of Hypervisor Overheads Matthew Cawood University of Cape.
Seven Minute Madness: Special-Purpose Parallel Architectures Dr. Jason D. Bakos.

Seven Minute Madness: Special-Purpose Parallel Architectures Dr. Jason D. Bakos.
Some Thoughts on Technology and Strategies for Petaflops.

Some Thoughts on Technology and Strategies for Petaflops.
Computing on Low Power SoC Architecture

Computing on Low Power SoC Architecture
5 th LHCb Computing Workshop, May 19 th 2015 Niko Neufeld, CERN/PH-Department

5 th LHCb Computing Workshop, May 19 th 2015 Niko Neufeld, CERN/PH-Department
RapidIO based Low Latency Heterogeneous Supercomputing Devashish Paul, Director Strategic Marketing, Systems Solutions

RapidIO based Low Latency Heterogeneous Supercomputing Devashish Paul, Director Strategic Marketing, Systems Solutions
APE group Remote Direct Memory Access between NVIDIA GPUs with the APEnet 3D Torus Interconnect SC11 Seattle, Nov 14-17,

APE group Remote Direct Memory Access between NVIDIA GPUs with the APEnet 3D Torus Interconnect SC11 Seattle, Nov 14-17,
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical.

Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical.
Motivation “Every three minutes a woman is diagnosed with Breast cancer” (American Cancer Society, “Detailed Guide: Breast Cancer,” 2006) Explore the use.

Motivation “Every three minutes a woman is diagnosed with Breast cancer” (American Cancer Society, “Detailed Guide: Breast Cancer,” 2006) Explore the use.
GPU Programming with CUDA – Accelerated Architectures Mike Griffiths

GPU Programming with CUDA – Accelerated Architectures Mike Griffiths
LARGE SCALE DEPLOYMENT OF DAP AND DTS Rob Kooper Jay Alemeda Volodymyr Kindratenko.

LARGE SCALE DEPLOYMENT OF DAP AND DTS Rob Kooper Jay Alemeda Volodymyr Kindratenko.
Niko Neufeld, CERN/PH-Department

Niko Neufeld, CERN/PH-Department
Looking Ahead: A New PSU Research Cloud Architecture Chuck Gilbert - Systems Architect and Systems Team Lead Research CI Coordinating Committee Meeting.

Looking Ahead: A New PSU Research Cloud Architecture Chuck Gilbert - Systems Architect and Systems Team Lead Research CI Coordinating Committee Meeting.
Tracking with CACTuS on Jetson Running a Bayesian multi object tracker on a low power, embedded system School of Information Technology & Mathematical.

Tracking with CACTuS on Jetson Running a Bayesian multi object tracker on a low power, embedded system School of Information Technology & Mathematical.
March 9, 2015 San Jose Compute Engineering Workshop.

March 9, 2015 San Jose Compute Engineering Workshop.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.

Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
Building an Exotic HPC Ecosystem at The University of Tulsa John Hale Peter Hawrylak Andrew Kongs Tandy School of Computer Science.

Building an Exotic HPC Ecosystem at The University of Tulsa John Hale Peter Hawrylak Andrew Kongs Tandy School of Computer Science.
Why it might be interesting to look at ARM Ben Couturier, Vijay Kartik Niko Neufeld, PH-LBC SFT Technical Group Meeting 08/10/2012.

Why it might be interesting to look at ARM Ben Couturier, Vijay Kartik Niko Neufeld, PH-LBC SFT Technical Group Meeting 08/10/2012.
Revision - 01 Intel Confidential Page 1 Intel HPC Update Norfolk, VA April 2008.

Revision - 01 Intel Confidential Page 1 Intel HPC Update Norfolk, VA April 2008.

Similar presentations

Ads by Google