Presentation is loading. Please wait.

Presentation is loading. Please wait.

Dr Stephen Bell Rutherford Appleton Laboratory 18/12/2013

Published byLucas Moody Modified over 6 years ago

Similar presentations

Presentation on theme: "Dr Stephen Bell Rutherford Appleton Laboratory 18/12/2013"— Presentation transcript:

1 Dr Stephen Bell Rutherford Appleton Laboratory 18/12/2013
IP Library Dr Stephen Bell Rutherford Appleton Laboratory 18/12/2013

2 IP library -development and management
What is required for an IP Library: Documentation! Documentation! Documentation! EDA library database Common standard for designing of IP blocks Core supported tools set Acceptance criteria and peer review Revision control Storage and access

3 EDA library database EDA library database should contain:
Description of block and it’s function Specification of IP across PVT corners Design database cell views and textual files Layout pinout/placement details (Hardblocks) Test benches to simulate/verify Synthesis/P&R scripts (Softblocks) Datasheets (Waveforms/measurements)

4 EDA library database -analogue focused
Block cell views: schematic/layout/symbol/verilog(a/ams)/config/abstract Test benches used to characterised IP block Multi-testbench simulation environment: adexl Datasheet with simulation results automatically generated from ADEXL Files Liberty black box model(pin info/antenna) Verilog model(black box) Spice subcircuit (Pre/post-layout) for fast spice modelling LEF file for standalone P&R environment GDSII and layers file

5 IP library structure Cell level View level Refs testbenches
Open Access IP Library Cell level IP_Block IP_BlockTB_AC IP_BlockTB_TRAN .. View level schematic schematic schematic constraints config config verilogA/AMS configPS .. symbol configAMS layout config= netlist view list control configPS=netlist for post layout configAMS= netlist for simulator extracted ADEXL Refs testbenches State files

6 ADEXL view Parameters for Circuit Opt. Corners set for PVT
Multi-test env. Auto. gen. datasheets Documentation ADEXL State files Specifications Yield analysis

7 Conclusions ADE XL/GXL provides:
Central location for storing simulation results and documentation Automatic generation of datasheets Specification driven environment Platform for retargeting/optimisation IP blocks

Download ppt "Dr Stephen Bell Rutherford Appleton Laboratory 18/12/2013"

Similar presentations

Data and metadata in the Reciprocal Net John C. Bollinger Indiana University Molecular Structure Center, Bloomington, IN.

Data and metadata in the Reciprocal Net John C. Bollinger Indiana University Molecular Structure Center, Bloomington, IN.
TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
ECE 3130 – Digital Electronics and Design

ECE 3130 – Digital Electronics and Design
12- Agenda Introduction 1 Verilog-A Modules 2 DAY 1 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights Reserved Simulating Variability – Design.

12- Agenda Introduction 1 Verilog-A Modules 2 DAY 1 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights Reserved Simulating Variability – Design.
OpenAccess Workshop Presentation, March 3 2003 Joining OpenAccess: the R&D balance sheet Ivo van Zandvoort VP Engineering Sagantec Netherlands.

OpenAccess Workshop Presentation, March Joining OpenAccess: the R&D balance sheet Ivo van Zandvoort VP Engineering Sagantec Netherlands.
Ch.3 Overview of Standard Cell Design

Ch.3 Overview of Standard Cell Design
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 6: Formal Verification.

CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 6: Formal Verification.
Timing Analysis Timing Analysis Instructor: Dr. Vishwani D. Agrawal ELEC 7770 Advanced VLSI Design Team Project.

Timing Analysis Timing Analysis Instructor: Dr. Vishwani D. Agrawal ELEC 7770 Advanced VLSI Design Team Project.
S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 24: Computer-Aided Design using Tanner Tools Prof. Sherief Reda Division.

S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 24: Computer-Aided Design using Tanner Tools Prof. Sherief Reda Division.
An Introduction to Synopsys Design Automation Jeremy Lee November 7, 2007.

An Introduction to Synopsys Design Automation Jeremy Lee November 7, 2007.
RAVEN: Automatic Generation of Analog Behavioral Models

RAVEN: Automatic Generation of Analog Behavioral Models
MPE meeting 07/04/2011 Altium Designer - capabilities regarding magnet circuit drawings Raphaël Berberat 07.04.20111.

MPE meeting 07/04/2011 Altium Designer - capabilities regarding magnet circuit drawings Raphaël Berberat
Design Tools, Flows and Library Aspects during the FE-I4 Implementation on Silicon Vladimir Zivkovic National Institute for Subatomic Physics Amsterdam,

Design Tools, Flows and Library Aspects during the FE-I4 Implementation on Silicon Vladimir Zivkovic National Institute for Subatomic Physics Amsterdam,
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
© 2003 Xilinx, Inc. All Rights Reserved CORE Generator System.

© 2003 Xilinx, Inc. All Rights Reserved CORE Generator System.
Lecture 17 Lecture 17: Platform-Based Design and IP ECE 412: Microcomputer Laboratory.

Lecture 17 Lecture 17: Platform-Based Design and IP ECE 412: Microcomputer Laboratory.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 5: Layout.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 5: Layout.
ASIC Design Flow – An Overview Ing. Pullini Antonio

ASIC Design Flow – An Overview Ing. Pullini Antonio
© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.

© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.

Similar presentations

Ads by Google