Presentation is loading. Please wait.

Presentation is loading. Please wait.

SiD Collaboration Meeting

Similar presentations


Presentation on theme: "SiD Collaboration Meeting"— Presentation transcript:

1 SiD Collaboration Meeting
Issues concerning the HCAL Are we ready to optimize the SiD00 design? What to do about the electronic readout of the HCAL prototype section? José Repond Argonne National Laboratory SiD Collaboration Meeting FNAL 16 – 17 December, 2005

2 Status of PFA Development
Best resolutions obtained with SiD baseline detector so far Tests with Z0 → qq(uds) at the pole Perfect PFA → no confusion assigning hits to tracks or neutrals True PFA → minimal cheating (no tracking, only barrel events) 2 Gaussian fit 2 Gaussian fit σ1 = 2.2 GeV Fraction ~ 66 % σ1 = 3.7 GeV Fraction ~ 64 % σ2 = 5.5 GeV Fraction ~ 34 % σ2 = 9.4 GeV Fraction ~ 36 % S Magill et al.

3 L Xia Perfect PFA True PFA
σ2 = 5.3 GeV Fraction ~ 21 % σ1 = 2.3 GeV Fraction ~ 79 % 2 Gaussian fit Perfect PFA → no confusion assigning hits to tracks or neutrals True PFA → minimal cheating (no tracking, no γ ID) 2 Gaussian fit σ1 = 3.1 GeV Fraction ~ 57 % σ2 = 8.9 GeV Fraction ~ 43 % L Xia

4 Further improvements to the algorithms
Magill Implement NN for neutral ID Compare performance of cluster algorithms → choose best Apply to more complicated events (WW, ttbar…) and retune Xia Identify γ clusters within charged clusters Implement γ ID Implement jet algorithm Further explore E/p cuts Time scales between 1 – 3 months

5 So, are we ready to optimize the design?
Not quite Hopefully will be much further in 1 – 3 months Should we do detector design comparisons now? Yes, but maybe not with high priority

6 Electronic Readout of the HCAL
Reminder: readout of test beam prototype no ambition to design system for ILC (>2018) DCAL chip KPix chip Number of channels 64 1024 Cost of chip $150k + $50k ($150k) + $95k Status of chip First tests ongoing 2nd iteration needed (no major changes) First version with 64 channels in hand At least one more iteration before design of full chip Challenges of chip None Complexity, power pulsing Ready for production 6 – 8 months ? Cost of multiplexer $131k + contingency $15k + contingency Readout board: transfer lines Cross-talk suppression Some Multiple hit measurements (rare occurrence in had showers) No Possible?


Download ppt "SiD Collaboration Meeting"

Similar presentations


Ads by Google