Presentation is loading. Please wait.

Presentation is loading. Please wait.

Jackie Lee Hyman Wu Louis Luo Gen Wu

Similar presentations


Presentation on theme: "Jackie Lee Hyman Wu Louis Luo Gen Wu"— Presentation transcript:

1 Jackie Lee Hyman Wu Louis Luo Gen Wu
Wiwynn OCP Contribution Tioga Pass v4 Design introduce Jackie Lee Hyman Wu Louis Luo Gen Wu Good afternoon and good morning. I’m Bing from Wiwynn. Before starting to explain our design packages, please let me apologize first. I feel so sorry that last month I misunderstood the confirmation mail and missed the IC review meeting. Today I’m very glad that we still have a chance to explain our designs of Leopard, so I invited more Wiwynn’s experts, our PM, EE engineer and ME engineer to answer every questions. We will tried our best to show the key of design and if you have any questions about every details, please kindly let us know. Thank you. Date: 2017/09/18

2 Leopard v3.1 vs. Tioga Pass v4 Tioga Pass v4 standard vs. Advanced SKU
Agenda Leopard v3.1 vs. Tioga Pass v4 Tioga Pass v4 standard vs. Advanced SKU Tioga Pass v4 Design Files MB is based on the specifications: 1. Open_Compute_Project_FB_Server_Intel_Motherboard_v3.1 2. Open_Compute_Project_FB_Server_Intel_Motherboard_v4

3 Leopard v3.1 vs. Tioga Pass v4
Product Name Leopard v3.1 Tioga Pass v4 Processor Intel® Broadwell CPU Intel® Skylake CPU Chipset Intel® C610 series Intel® C62x series Memory 16 DIMM slots; Up to 512GB; DDR4 up to 2400 MT/s 12 DIMM slots; Up to 512GB; DDR4 up to 2666 MT/s System Bus Intel® Quick Path Interconnect links; up to 9.6 GT/s Intel® Ultra Path Interconnect (Intel® UPI) links; up to 10.4 GT/s Sockets Two sockets per node (3 server nodes in a 2OU shelf) Storage 1x 3.5"/15mm SATA HDD or 1x M.2 SSD module (PCIe or mSATA) Expansion Slots 1 x24 PCIe Gen3 slot for two option of riser card: ‧1 PCI-E x16 FHFL slot + 1 PCI-E x8 FHFL slot ‧3 PCI-E x8 HHHL slot 1 PCI-E x8 mezzanine slot: ‧Add-on card of Single port 10GbE/ 25GbE or Single port 40GbE or Dual port 10GbE. 1 x32 PCIe Gen3 slot of riser card: ‧1 PCI-E x16 FHHL slot + 2 PCI-E x8 FHHL slot ‧2 PCI-E x16 FHHL slot 1 PCI-E x16 mezzanine slot (Mezz connector A + B): ‧Add-on card of Single/Dual port 10GbE / 25GbE / 50GbE/ Single port 100GbE. BMC ASPEED AST1250 iBMC chip W/O VGA ASPEED AST2500 iBMC chip w/ VGA Remote Management IPMI V2.0 compliant; Serial-over-LAN Power supply Centralized 12.5V DC bus bar LAN Intel® I210-AT; One 1GbE LAN port (Depop from DVT stage) Dimension 2 OU rack; 89 (H) * 522 (W) * 880 (D) (mm)

4 Leopard v3.1 vs. Tioga Pass v4
ASSY_HDD_CAGE_LEOPARD2_E1_ASM 00-LEOPARD-V2_SLED-SYSTEM LP BW Riser card L156.4 x W78.7 mm 00-Tioga_Pass_SLED-SYSTEM ASSY_HDD_CAGE_Tioga_Pass_ASM TP Riser card L156.4 x W80.1 mm

5 Tioga Pass / Advance SKU Block Diagram
TP v4 : depop TP advance: pop

6 Tioga Pass v4 Advanced SKU
Tioga Pass v4 standard vs. Advanced SKU Product Name Tioga Pass v4 standard Tioga Pass v4 Advanced SKU Processor Intel® Skylake Xeon E V5 Chipset Intel® C62x series Memory 12 DIMM slots; Up to 512GB; DDR4 up to 2666 MT/s System Bus Intel® Ultra Path Interconnect (Intel® UPI) ; up to 10.4 GT/s Sockets Two sockets per node (3 server nodes in a 2OU shelf) Storage 1x 3.5"/15mm SATA HDD or 1x M.2 SSD module (PCIe or SATA) 2x 2.5"/15mm SATA HDD + 2x 2.5"/7mm SATA SSD Expansion Slots 1 x32 PCIe Gen3 slot of riser card: ‧1 PCI-E x16 FHHL slot + 2 PCI-E x8 FHHL slot ‧2 PCI-E x16 FHHL slot 1 PCI-E x16 mezzanine slot (Mezz connector A + Mezz connector B): ‧Add-on card of Single/Dual port 10GbE / 25GbE / 50GbE/ Single port 100GbE. BMC ASPEED AST2500 iBMC chip w/ VGA Remote Management IPMI V2.0 compliant; Serial-over-LAN Power supply Centralized 12.5V DC bus bar LAN Intel® I210-AT; One 1GbE LAN port (Depop from DVT stage) Dimension 2 OU rack; 89 (H) * 522 (W) * 880 (D) (mm) 2 OU (Open Rack); 90 (H) * 537 (W) * 803 (D)

7 Tioga Pass standard vs. advanced SKU
00-Tioga_Pass_SLED-SYSTEM-S ASSY_HDD_CAGE_Tioga_Pass_S_ASM 00-Tioga_Pass_SLED-SYSTEM-V ASSY_HDD_CAGE_Tioga_Pass_V_ASM Back Plane Board LED Board

8 Tioga Pass v4 Design Files
The following folders are included in the zip file Schematic: Contain designed DSN file (Cadence OrCAD) and Concept package file (Cadence Concept HDL) Layout file: Contain designed BRD file (Allegro) BOM (Bill of material): An excel file shows full component information. Mfg file (Gerber): Excel files show detail stack up information and gerber files for PCB manufacture. ME CAD (3D Drawing): Contain 3D CAD file (ProE) SW: Contain CPLD file, BIOS/BMC image is downloadable from Wiwynn Website SV7220G3-S (Tioga Pass V4 Standard SKU) SV7220G3-V (Tioga Pass V4 Advanced SKU)

9 Tioga Pass main board schematic.pdf
Directory - Schematic Tioga Pass main board schematic.pdf

10 Directory – Schematic / Advanced SKU
4HDD Backplane_Schematic.pdf

11 Directory – Schematic Source Code

12 Directory – Board File

13 Directory – Board File / Advanced SKU

14 Directory – BOM B81.00X _BOM.xlsx

15 Directory – BOM / Advanced SKU
4HDD Backplane_BOM.xls

16 Directory – Gerber Data
MB_14L_stackup.xlsx

17 Directory – Gerber Data / Advanced SKU
HDD Back Plane_Stackup.xlsx

18 Directory – Placement Map
MB Placement Map_v01.pptx

19 TP and TP advanced_picture.pptx
Directory – 3D Drawing TP and TP advanced_picture.pptx

20 Directory – Software/Firmware
OpenBMC update procedure.pdf


Download ppt "Jackie Lee Hyman Wu Louis Luo Gen Wu"

Similar presentations


Ads by Google