Presentation is loading. Please wait.

Presentation is loading. Please wait.

Multiple Drain Transistor-Based FPGA Architectures

Published bySusanti Agusalim Modified over 6 years ago

Similar presentations

Presentation on theme: "Multiple Drain Transistor-Based FPGA Architectures"— Presentation transcript:

1 Multiple Drain Transistor-Based FPGA Architectures
Drew Carlson Pankaj Kalra EE241 Class Project May 9, 2005

2 Multiple Drain Transistors
Goal: Reduce cost per fxn Multiplexing + memory in single cell Multiple Drain Transistor [1] Non-volatile switch connects/disconnects drains from channel Similar to: Sidewall Flash Memories [2, 3] Scalable Reverse-read Benefits: Forward write/read Larger effective widths n/n- n+ P+ Qnit Si3N4 SiO2 S D gate Drain1 S D2 Dn [1] A.Carlson and T.-J. King, Device Research Conf., 2005, to be published. [2] M. Fukuda et al., IEDM Technical Digest, pp , 2003. [3] Y.K. Lee et al., J. Vac. Sci. & Tech. B, 22, pp , 2004. Carlson / Kalra – MDT-based FPGAs

3 Carlson / Kalra – MDT-based FPGAs
Building a SPICE Model Subcircuit Model Driving & coupling MOSFETs Effective widths from geometry calculations Resistive LDDs Process Model Square law approach 1-drain MOSFET I-V curves from MEDICI (device sim.) Fit SPICE parameters to curves S D1 D2 G Curves: SPICE Markers: MEDICI Vgs = 0.6V, 0.8V, 1.0V. Carlson / Kalra – MDT-based FPGAs

4 Field Programmable Gate Arrays (FPGAs)
Routing Fabric Horizontal & vertical channels meet at switch blocks 70-90% die area Limiting Constraint: Area (# switches) x (switch area) Minimize either / both Logical Blocks Program to any function w/ Look Up Table (LUT) LUT D Q > 6T Switch Logic Block [1] H. Schmit and V. Chandra, “Layout Techniques for FPGA Switch Blocks,” IEEE Trans. VLSI Systems, vol. 13, pp , Jan Carlson / Kalra – MDT-based FPGAs

5 Carlson / Kalra – MDT-based FPGAs
Smaller Switches Pass Transistor Up to 7x area reduction Comparable performance vs. Buffered Switch Savings in fanout (pass) SRAM (n drains) (multiplicity n) SRAM SRAM Carlson / Kalra – MDT-based FPGAs

6 Carlson / Kalra – MDT-based FPGAs
Smaller Switch Blocks Disjoint Channel Width = 4, Flexibility = 3, Wpass=10Wmin 4.37μm x 5.81μm (vs. 124 μm2) 3 MDT / switch Carlson / Kalra – MDT-based FPGAs

7 Carlson / Kalra – MDT-based FPGAs
More Routability Universal Channel Width = 4, Flexibility = 9, Wpass=10Wmin 17.73μm x 6.57μm (vs. 394 μm2) Carlson / Kalra – MDT-based FPGAs

8 Carlson / Kalra – MDT-based FPGAs
SRAM LUT SRAM . Critical Path S0 S1 S2 S3 OUT . LUT OUT S0 S3 Total Area  185 Amin Delay of critical path = 415ps Amin (area of minimum width transistor) = 0.324μm (90nm process) Carlson / Kalra – MDT-based FPGAs

9 Carlson / Kalra – MDT-based FPGAs
MDT MUX S0 Precharge Output S1 1 Pair of double-drain MDTs and pair of pass transistors 41 MUX 41 MUX Store configuration bits during programming Reading 0 Select MDT drain pulled to low  Select Pass tx. Reading 1 Precharge signal pulls output to high Carlson / Kalra – MDT-based FPGAs

10 Carlson / Kalra – MDT-based FPGAs
MDT LUT S0 Precharge S1 . S2 S3 OUT Total Area  87 Amin Delay of critical path = 370ps 53% area reduction Carlson / Kalra – MDT-based FPGAs

11 Carlson / Kalra – MDT-based FPGAs
Programming of MDT Programming needs not be very fast (done offline) Store all the configuration bits in a shift register Tradeoffs Charge Pumps to get high voltage level MDT Programming Require high voltage pulse (VG=3V, VD=5V) Level-shifter circuit to generate high-voltage pulse Feedback pMOS type Cross-coupled pMOS type Level Shifter Out Vdd Vpp In Carlson / Kalra – MDT-based FPGAs

12 Carlson / Kalra – MDT-based FPGAs
Summary Novel device structure studied for reconfigurable applications MDT based FPGA architecture is proposed Routing fabric : up to 80% area reduction LUT: up to 53% area reduction Carlson / Kalra – MDT-based FPGAs

Download ppt "Multiple Drain Transistor-Based FPGA Architectures"

Similar presentations

Circuit Modeling of Non-volatile Memory Devices

Circuit Modeling of Non-volatile Memory Devices
ECE 506 Reconfigurable Computing ece. arizona

ECE 506 Reconfigurable Computing ece. arizona
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 5 Programmable.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 5 Programmable.
Electrical and Computer Engineering - Santosh Khasanvis, K. M. Masum Habib*, Mostafizur Rahman, Pritish Narayanan, Roger K. Lake* and Csaba Andras Moritz.

Electrical and Computer Engineering - Santosh Khasanvis, K. M. Masum Habib*, Mostafizur Rahman, Pritish Narayanan, Roger K. Lake* and Csaba Andras Moritz.
FPGA structure and programming - Eli Kaminsky 1 FPGA structure and programming.

FPGA structure and programming - Eli Kaminsky 1 FPGA structure and programming.
11/29/2004EE 42 fall 2004 lecture 371 Lecture #37: Memory Last lecture: –Transmission line equations –Reflections and termination –High frequency measurements.

11/29/2004EE 42 fall 2004 lecture 371 Lecture #37: Memory Last lecture: –Transmission line equations –Reflections and termination –High frequency measurements.
Lecture 3: Field Programmable Gate Arrays II September 10, 2013 ECE 636 Reconfigurable Computing Lecture 3 Field Programmable Gate Arrays II.

Lecture 3: Field Programmable Gate Arrays II September 10, 2013 ECE 636 Reconfigurable Computing Lecture 3 Field Programmable Gate Arrays II.
Robust Low Power VLSI R obust L ow P ower VLSI Finding the Optimal Switch Box Topology for an FPGA Interconnect Seyi Ayorinde Pooja Paul Chaudhury.

Robust Low Power VLSI R obust L ow P ower VLSI Finding the Optimal Switch Box Topology for an FPGA Interconnect Seyi Ayorinde Pooja Paul Chaudhury.
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.

Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n Circuit design for FPGAs: –Logic elements. –Interconnect.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n Circuit design for FPGAs: –Logic elements. –Interconnect.
Power Reduction for FPGA using Multiple Vdd/Vth

Power Reduction for FPGA using Multiple Vdd/Vth
FPGA Switch Block Design Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.

FPGA Switch Block Design Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.

LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.
1 Review Of “A 125 MHz Burst-Mode Flexible Read While Write 256Mbit 2b/c 1.8V NOR Flash Memory” Adopted From: “ISSCC 2005 / SESSION 2 / NON-VOLATILE MEMORY.

1 Review Of “A 125 MHz Burst-Mode Flexible Read While Write 256Mbit 2b/c 1.8V NOR Flash Memory” Adopted From: “ISSCC 2005 / SESSION 2 / NON-VOLATILE MEMORY.
Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics Memories: –ROM; –SRAM; –DRAM; –Flash. Image sensors. FPGAs. PLAs.

Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics Memories: –ROM; –SRAM; –DRAM; –Flash. Image sensors. FPGAs. PLAs.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
CSE477 L24 RAM Cores.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 24: RAM Cores Mary Jane Irwin ( www.cse.psu.edu/~mji ) www.cse.psu.edu/~cg477www.cse.psu.edu/~mji.

CSE477 L24 RAM Cores.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 24: RAM Cores Mary Jane Irwin ( )
FPGA Global Routing Architecture Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.

FPGA Global Routing Architecture Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Circuit design for FPGAs n Static CMOS gate vs. LUT n LE output drivers n Interconnect.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Circuit design for FPGAs n Static CMOS gate vs. LUT n LE output drivers n Interconnect.

Similar presentations

Ads by Google