Presentation is loading. Please wait.

Presentation is loading. Please wait.

Team A.W.E.S.O.M.-O 4000 February 20, 2007.

Published bySudomo Budiaman Modified over 6 years ago

Similar presentations

Presentation on theme: "Team A.W.E.S.O.M.-O 4000 February 20, 2007."— Presentation transcript:

1 Team A.W.E.S.O.M.-O 4000 February 20, 2007

2 Progress Last Week Register file adjusted Working on datapath
Pipeline registers are done Found an error in couple of our MUXs “My bad” – Brian

3 Registers Register File Pipeline Registers
Updated inputs to work with pipeline processor Pipeline Registers Separate for data and control signals Data completed Control in progress

4 Datapath All components wired up Needs: Control signals
Hazard detection Forwarding Unit

5 Datapath screenshots!

6 Close-Up: IF/ID, ID/EX, EX/MEM

7 ALU Currently fixing a couple errors w/ comparison operations
“My bad” - Brian

8 Plan for this week We’re a little behind… But seriously:
We are gonna catch up this week  But seriously: Finish control signals Start hazard detection & forwarding

9

Download ppt "Team A.W.E.S.O.M.-O 4000 February 20, 2007."

Similar presentations

Instruction-Level Parallelism (ILP)

Instruction-Level Parallelism (ILP)
MIPS Pipelined Datapath

MIPS Pipelined Datapath
Review: MIPS Pipeline Data and Control Paths

Review: MIPS Pipeline Data and Control Paths
ENEE350 Ankur Srivastava University of Maryland, College Park Based on Slides from Mary Jane Irwin ( www.cse.psu.edu/~mji )www.cse.psu.edu/~mji www.cse.psu.edu/~cg431.

ENEE350 Ankur Srivastava University of Maryland, College Park Based on Slides from Mary Jane Irwin ( )
ENEE350 Ankur Srivastava University of Maryland, College Park Based on Slides from Mary Jane Irwin ( www.cse.psu.edu/~mji )www.cse.psu.edu/~mji www.cse.psu.edu/~cg431.

ENEE350 Ankur Srivastava University of Maryland, College Park Based on Slides from Mary Jane Irwin ( )
1 Stalling  The easiest solution is to stall the pipeline  We could delay the AND instruction by introducing a one-cycle delay into the pipeline, sometimes.

1 Stalling  The easiest solution is to stall the pipeline  We could delay the AND instruction by introducing a one-cycle delay into the pipeline, sometimes.
Lec 8: Pipelining Kavita Bala CS 3410, Fall 2008 Computer Science Cornell University.

Lec 8: Pipelining Kavita Bala CS 3410, Fall 2008 Computer Science Cornell University.
Computer Organization Lecture Set – 06 Chapter 6 Huei-Yung Lin.

Computer Organization Lecture Set – 06 Chapter 6 Huei-Yung Lin.
Lecture 28: Chapter 4 Today’s topic –Data Hazards –Forwarding 1.

Lecture 28: Chapter 4 Today’s topic –Data Hazards –Forwarding 1.
Computer Architecture - A Pipelined Datapath A Pipelined Datapath  Resisters are used to save data between stages. 1/14.

Computer Architecture - A Pipelined Datapath A Pipelined Datapath  Resisters are used to save data between stages. 1/14.
Supplementary notes for pipelining LW ____,____ SUB ____,____,____ BEQ ____,____,____ ; assume that, condition for branch is not satisfied OR ____,____,____.

Supplementary notes for pipelining LW ____,____ SUB ____,____,____ BEQ ____,____,____ ; assume that, condition for branch is not satisfied OR ____,____,____.
Ceng 450 Project. Pinout of Processor Interrupt is optional Processor in_port[7:0] out_port[7:0] clock rst interrupt.

Ceng 450 Project. Pinout of Processor Interrupt is optional Processor in_port[7:0] out_port[7:0] clock rst interrupt.
55:035 Computer Architecture and Organization Lecture 10.

55:035 Computer Architecture and Organization Lecture 10.
Pipeline Data Hazards: Detection and Circumvention Adapted from Computer Organization and Design, Patterson & Hennessy, © 2005, and from slides kindly.

Pipeline Data Hazards: Detection and Circumvention Adapted from Computer Organization and Design, Patterson & Hennessy, © 2005, and from slides kindly.
Pipelined Datapath and Control

Pipelined Datapath and Control
CPE432 Chapter 4B.1Dr. W. Abu-Sufah, UJ Chapter 4B: The Processor, Part B-2 Read Section 4.7 Adapted from Slides by Prof. Mary Jane Irwin, Penn State University.

CPE432 Chapter 4B.1Dr. W. Abu-Sufah, UJ Chapter 4B: The Processor, Part B-2 Read Section 4.7 Adapted from Slides by Prof. Mary Jane Irwin, Penn State University.
1 Designing a Pipelined Processor In this Chapter, we will study 1. Pipelined datapath 2. Pipelined control 3. Data Hazards 4. Forwarding 5. Branch Hazards.

1 Designing a Pipelined Processor In this Chapter, we will study 1. Pipelined datapath 2. Pipelined control 3. Data Hazards 4. Forwarding 5. Branch Hazards.
CMPE 421 Parallel Computer Architecture Part 2: Hardware Solution: Forwarding.

CMPE 421 Parallel Computer Architecture Part 2: Hardware Solution: Forwarding.
TEAM FRONT END ECEN 4243 Digital Computer Design.

TEAM FRONT END ECEN 4243 Digital Computer Design.
2/15/02CSE 141 - Data Hazzards Data Hazards in the Pipelined Implementation.

2/15/02CSE Data Hazzards Data Hazards in the Pipelined Implementation.

Similar presentations

Ads by Google