Presentation is loading. Please wait.

Presentation is loading. Please wait.

MGPA status Mark Raymond (4/9/02)

Published byMathias Pfaff Modified over 6 years ago

Similar presentations

Presentation on theme: "MGPA status Mark Raymond (4/9/02)"— Presentation transcript:

1 MGPA status Mark Raymond (4/9/02)
Conclusion from preliminary study (July 02) Design which meets spec. looks feasible Design progress since July More realistic design now under simulation complete chip, all 4 channels simultaneously all transistor model (Ideal current sources/sinks now real components) can identify and eliminate/overcome any undesirable inter-channel effects transistor dimensions for much of design now at or close to final RAL meeting (1st Aug.) M.French, L.Jones Technical discussion on design and layout issues no major problems identified layout to begin ~ end Sept (Lawrence Jones) Lawrence to look after I2C interface and bias generator circuitry Areas still needing attention Noise highest gain channel (0 – 2pC, 0 – 50GeV) meets spec. with margin lower gain -> higher noise as V/I resistor increases (non-negligible noise contribution) (only recently perceived as problem) one solution is to redistribute gains between V/I and diff O/P Stages reduce Rvi -> lower noise but higher gain -> compensate by reducing diff O/P gain (currently 9) => all channels no longer identical on chip (probably not an issue?) All simulations to date for nominal process parameters – need to simulate process variation effects on performance Transmission line effects between APD and MGPA? Power supply rejection Target package -> may affect layout (common solution with ADC?) ADC interface & coupling CM level (need more dedicated meeting)   ……… Sept, 2002 CMS Ecal

2 CSA V/I gain resistors external components define CR offset adjust
define RC transconductance stage V/I source followers Bias generation I2C interface Sept, 2002 CMS Ecal

3 Pulse shapes: (out+) – (out-)
highest gain (0 -> 2pC, 0 -> 50 GeV) next highest (0 -> 8pC, 0 ->200 GeV) higher gain saturates linear range linear range Sept, 2002 CMS Ecal

4 next lowest (0 -> 16pC, 0 -> 400 GeV)
lowest gain (0 -> 60pC, 0 ->1500 GeV) 2 higher gains saturate 3 higher gains saturate linear range linear range Sept, 2002 CMS Ecal

5 linearity highest gain lowest gain peak pulse heights
linearity [% fullscale] peak pulse heights fit linearity [(peak pulse ht. – fit)*100/fullscale] Sept, 2002 CMS Ecal

6 highest gain range out + (out +) – (out -) linear range linear range out - Sept, 2002 CMS Ecal

Download ppt "MGPA status Mark Raymond (4/9/02)"

Similar presentations

Multi-stage Amplifiers

Multi-stage Amplifiers
January, 2003CMS Ecal MGPA Design Review1 MGPA design review architecture overview and specifications detailed architecture top level functional block.

January, 2003CMS Ecal MGPA Design Review1 MGPA design review architecture overview and specifications detailed architecture top level functional block.
Comparator circuits An ideal comparator compares two input voltages and produces a logic output signal whose value (high or low) depends on which of the.

Comparator circuits An ideal comparator compares two input voltages and produces a logic output signal whose value (high or low) depends on which of the.
August 12 2008SGSS front end, Summary August 2008 Edwin Spencer, SCIPP1 SGST Preview SCIPP, UC Santa Cruz Andrey Martchovsky Gregory Horn Edwin Spencer.

August SGSS front end, Summary August 2008 Edwin Spencer, SCIPP1 SGST Preview SCIPP, UC Santa Cruz Andrey Martchovsky Gregory Horn Edwin Spencer.
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.

CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
October, 2004CMS Tracker Week1 APV settings at cold temperatures Objective: provide recommendations for APV I2C settings for cold operation, for test beam.

October, 2004CMS Tracker Week1 APV settings at cold temperatures Objective: provide recommendations for APV I2C settings for cold operation, for test beam.
ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan. 2011 1.

ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.

Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Analog Electronics Lecture 5.

Analog Electronics Lecture 5.
Analogue Electronics II EMT 212/4

Analogue Electronics II EMT 212/4
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.

Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.

L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
Jean-Marie Bussat – January 31, 20021 FPPA2000 characterization history Sumary of tests done at LBNL.

Jean-Marie Bussat – January 31, FPPA2000 characterization history Sumary of tests done at LBNL.
Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.

Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.
GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 1 GLAST Large Area Telescope: AntiCoincidence.

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 1 GLAST Large Area Telescope: AntiCoincidence.
Mechanical Status of EUDET Module Marc Anduze – 05/04/07.

Mechanical Status of EUDET Module Marc Anduze – 05/04/07.
P. Denes 02.02 Page 1 FPPA-Rad1 UHF1x and FPPA Radiation Hardness Radiation studies performed at OPTIS (PSI) with 72 MeV p and at 88” (LBL) with 55 MeV.

P. Denes Page 1 FPPA-Rad1 UHF1x and FPPA Radiation Hardness Radiation studies performed at OPTIS (PSI) with 72 MeV p and at 88” (LBL) with 55 MeV.
Ginsburg/Ogunnika 6.376 Final Presentation1 Adjustable Linear Range Operational Transconductance Amplifier with Noise Compensation Overall topology –Basic.

Ginsburg/Ogunnika Final Presentation1 Adjustable Linear Range Operational Transconductance Amplifier with Noise Compensation Overall topology –Basic.
M. Raymond, Imperial College London IEEE NSS, Rome 20041 The MGPA ECAL readout chip for CMS Mark Raymond, Geoff Hall, Imperial College London, UK. Jamie.

M. Raymond, Imperial College London IEEE NSS, Rome The MGPA ECAL readout chip for CMS Mark Raymond, Geoff Hall, Imperial College London, UK. Jamie.
25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.

25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.

Similar presentations

Ads by Google