Presentation is loading. Please wait.

Presentation is loading. Please wait.

VLSI Project Presentation

Published byJocelin Porter Modified over 6 years ago

Similar presentations

Presentation on theme: "VLSI Project Presentation"— Presentation transcript:

1 VLSI Project Presentation
CMOS Phase Locked Loop Group Members: Louis and Yucong

2 Phase Locked Loop Block Diagram

3 Ring Oscillator CMOS ring oscillator requires odd number of inverters in series to introduce a feedback that cause output switching between 0 and 1.

4 CMOS Implementation for 3-stage ring oscillator
starved current source

5 Transient Simulation of Ring Oscillator
Control Voltage = 900mV, Frequency = 22.2GHz

6 Frequency Phase Detector

7 Frequency Phase Detector
CMOS implementation for high speed applications. It has free dead zone and more sensitive behavior.

8 Charge Pump and Loop Filter

9 Charge Pump and Loop Filter
Size PMOS and NMOS same to ensure identical current. Use high order loop filter to stabilize charging/discharging response time.

10 PLL in Cadence without Frequency Division

11 Transient Simulation of 20GHz Reference Signal

12 Frequency Divider with D Flip Flop

13 Frequency Divider - CMOS Implementation

14 PLL with Frequency Division 1/64 Division
Simulations show ring oscillator works around 2GHz, we select 1/64 of 2GHz to be the reference, and simulate to prove functionality. 37 Stage Ring Oscillator

15 Transient Simulation with Reference = 61.7 MHz

16 Power Consumption The ring oscillator consumes the most power because it is constantly switching. The current to the ring oscillator was on the order of 0.4mA so the power is about 0.4mW. The charge pump consumed the second most amount of power. When the ring oscillator starts locking to reference signal, it consumes lots of power because of DC current flowing. As the signal is locked, charge pump will mainly off and it will not consume lots of power. The PFD and frequency divider consumed the least amount of power (~0.05mW).

17 Errors and Future Work Locking time grows significantly when the size of ring oscillator and feedback loop is growing. Need longer simulation time Implement 1/N Frequency Divider where N is not 2^n

18 Reference [1] - Overview of Phase Locked Loops from a VLSI Perspective [2] - PhD Thesis on Phase Locked Ring Oscillator for Wireless Applications [3] - Paper on Phase Frequency Detector and Charge Pump Design

Download ppt "VLSI Project Presentation"

Similar presentations

A Stabilization Technique for Phase-Locked Frequency Synthesizers Tai-Cheng Lee and Behzad Razavi IEEE Journal of Solid-State Circuits, Vol. 38, June 2003.

A Stabilization Technique for Phase-Locked Frequency Synthesizers Tai-Cheng Lee and Behzad Razavi IEEE Journal of Solid-State Circuits, Vol. 38, June 2003.
End of Column Circuits Sakari Tiuraniemi - CERN. EOC Architecture 45 9 Ref CLK 40 MHz DLL 32-bit TDC bank address RX 5 TDC bank address RX 5 TDC bank.

End of Column Circuits Sakari Tiuraniemi - CERN. EOC Architecture 45 9 Ref CLK 40 MHz DLL 32-bit TDC bank address RX 5 TDC bank address RX 5 TDC bank.
1 VLSI Digital System Design Clocking. 2 Clocked System Basic structure Q DlogicQ D clock.

1 VLSI Digital System Design Clocking. 2 Clocked System Basic structure Q DlogicQ D clock.
Design and Application of Power Optimized High-Speed CMOS Frequency Dividers.

Design and Application of Power Optimized High-Speed CMOS Frequency Dividers.
Ultra Low Power PLL Implementations Sudhanshu Khanna ECE7332 2011.

Ultra Low Power PLL Implementations Sudhanshu Khanna ECE
EE241 Term Project - Spring 2004 Ultra low power PLL design and noise analysis EE241 Prof. Borivoje Nikolic Peter Chen, Mingcui Zhou.

EE241 Term Project - Spring 2004 Ultra low power PLL design and noise analysis EE241 Prof. Borivoje Nikolic Peter Chen, Mingcui Zhou.
Lecture 8: Clock Distribution, PLL & DLL

Lecture 8: Clock Distribution, PLL & DLL
DEVELOPMENT OF A READOUT SYSTEM FOR LARGE SCALE TIME OF FLIGHT SYSTEMS WITH PICOSECOND RESOLUTION Considerations and designs for a system of tdc’s with.

DEVELOPMENT OF A READOUT SYSTEM FOR LARGE SCALE TIME OF FLIGHT SYSTEMS WITH PICOSECOND RESOLUTION Considerations and designs for a system of tdc’s with.
1 San Jose State University Department of Electrical Engineering EE 166 Project Spring 2003 Phase Frequency Detector (PFD) Prof. David Parent Group Members:Marcella.

1 San Jose State University Department of Electrical Engineering EE 166 Project Spring 2003 Phase Frequency Detector (PFD) Prof. David Parent Group Members:Marcella.
 Phase detector:  Loop filter:  VCO: Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks.

 Phase detector:  Loop filter:  VCO: Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks.
1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.

1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.
EE311: Junior EE Lab Phase Locked Loop J. Carroll 9/3/02.

EE311: Junior EE Lab Phase Locked Loop J. Carroll 9/3/02.
Project 3 Build an Astable Multivibrator

Project 3 Build an Astable Multivibrator
Phase Locked Loop Design Matt Knoll Engineering 315.

Phase Locked Loop Design Matt Knoll Engineering 315.
FM MODULATION AND DEMODULATION. A NGLE M ODULATION To generate angle modulation, the amplitude of the modulated carrier is held constant and either the.

FM MODULATION AND DEMODULATION. A NGLE M ODULATION To generate angle modulation, the amplitude of the modulated carrier is held constant and either the.
Phase Locked Loops Continued

Phase Locked Loops Continued
Ayman Khattab Mohamed Saleh Mostafa El-Khouly Tarek El-Rifai

Ayman Khattab Mohamed Saleh Mostafa El-Khouly Tarek El-Rifai
ALL-DIGITAL PLL (ADPLL)

ALL-DIGITAL PLL (ADPLL)
GUIDED BY: Prof. DEBASIS BEHERA

GUIDED BY: Prof. DEBASIS BEHERA
Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline  Clock System Architecture  Phase-Locked Loops  Delay-Locked.

Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline  Clock System Architecture  Phase-Locked Loops  Delay-Locked.

Similar presentations

Ads by Google