Presentation is loading. Please wait.

Presentation is loading. Please wait.

Computer Architecture

Published byJodie Randall Modified over 6 years ago

Similar presentations

Presentation on theme: "Computer Architecture"— Presentation transcript:

1 Computer Architecture
Verilog HDL

2 The Verilog Language Originally developed by Gateway Design Automation as a propriety language for logic simulation in 1984 Later put into use as a specification language for logic synthesis Now, one of the two most commonly used languages in digital hardware design (VHDL is the other) Virtually every chip (FPGA, ASIC, etc.) is designed in part using one of these two languages Supports both structural and behavioral modeling styles

3 Behavioral Modeling with Continuous Assignments
input/output specification

4 Bitwise Operators comments

5 Reduction and Other Operators

6 Internal Signals internal signal

7 Precedence

8 Constants

9 Hierarchy

10 Tristates high impedance

11 Bit Swizzling

12 Behavioral Modeling with Always Blocks
sensitivity list

13 Behavioral Modeling with Always Blocks

14 Latches & Counters

15 dependent on all inputs
Combinational Logic dependent on all inputs

16 Combinational Logic

17 Combinational Logic

18 Memories

19 Nonblocking & Blocking Assignments

20 Nonblocking & Blocking Assignments
incorrect!

21 Finite State Machines

22 Parameterized Modules

23 Pitfalls Incorrect Stimulus List

24 Pitfalls Missing begin/end Block

25 Pitfalls Undefined Outputs

26 Pitfalls Incomplete Specification of Cases

27 Pitfalls Shorted Outputs

Download ppt "Computer Architecture"

Similar presentations

Digital System Design-II (CSEB312)

Digital System Design-II (CSEB312)
HDL Programming Fundamentals

HDL Programming Fundamentals
UNIT 8: Synthesis Basics

UNIT 8: Synthesis Basics
The Verilog Hardware Description Language

The Verilog Hardware Description Language
OBJECTIVES Learn the history of HDL Development. Learn how the HDL module is structured. Learn the use of operators in HDL module. Learn the different.

OBJECTIVES Learn the history of HDL Development. Learn how the HDL module is structured. Learn the use of operators in HDL module. Learn the different.
Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.

Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.
Sequential Logic in Verilog

Sequential Logic in Verilog
EE 361 Fall 2003University of Hawaii1 Hardware Design Tips EE 361 University of Hawaii.

EE 361 Fall 2003University of Hawaii1 Hardware Design Tips EE 361 University of Hawaii.
CPEN Digital System Design

CPEN Digital System Design
A Digital Circuit Toolbox

A Digital Circuit Toolbox
Combinational Logic with Verilog Materials taken from: Digital Design and Computer Architecture by David and Sarah Harris & The Essentials of Computer.

Combinational Logic with Verilog Materials taken from: Digital Design and Computer Architecture by David and Sarah Harris & The Essentials of Computer.
SYEN 3330 Digital SystemsJung H. Kim Chapter 4-3 1 SYEN 3330 Digital Systems Chapters 4 – Part3: Verilog – Part 1.

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part3: Verilog – Part 1.
VHDL Structural Architecture ENG241 Week #5 1. Fall 2012ENG241/Digital Design2 VHDL Design Styles Components and interconnects structural VHDL Design.

VHDL Structural Architecture ENG241 Week #5 1. Fall 2012ENG241/Digital Design2 VHDL Design Styles Components and interconnects structural VHDL Design.
NLint 操作教學 http://socdsp.ee.nchu.edu.tw.

NLint 操作教學
Digital System Design by Verilog University of Maryland ENEE408C.

Digital System Design by Verilog University of Maryland ENEE408C.
Introduction to Verilog Multiplexers. Introduction to Verilog Verilog Hardware Description Language (Verilog HDL) released by Gateway Design Automation.

Introduction to Verilog Multiplexers. Introduction to Verilog Verilog Hardware Description Language (Verilog HDL) released by Gateway Design Automation.
University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.

University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.
Dr. Turki F. Al-Somani VHDL synthesis and simulation – Part 1 Microcomputer Systems Design (Embedded Systems)

Dr. Turki F. Al-Somani VHDL synthesis and simulation – Part 1 Microcomputer Systems Design (Embedded Systems)
Verilog Basics Nattha Jindapetch November 2008. Agenda Logic design review Verilog HDL basics LABs.

Verilog Basics Nattha Jindapetch November Agenda Logic design review Verilog HDL basics LABs.
Introduction to FPGA AVI SINGH. Prerequisites Digital Circuit Design - Logic Gates, FlipFlops, Counters, Mux-Demux Familiarity with a procedural programming.

Introduction to FPGA AVI SINGH. Prerequisites Digital Circuit Design - Logic Gates, FlipFlops, Counters, Mux-Demux Familiarity with a procedural programming.

Similar presentations

Ads by Google