Presentation is loading. Please wait.

Presentation is loading. Please wait.

Literature Review Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing T. Kawahara Richard Dorrance July 13, 2012.

Published byMarcus Ryan Modified over 6 years ago

Similar presentations

Presentation on theme: "Literature Review Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing T. Kawahara Richard Dorrance July 13, 2012."— Presentation transcript:

1 Literature Review Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing T. Kawahara Richard Dorrance July 13, 2012

2 Non-Volatile Computing

3 Towards NV-Computing

4 STT-RAM Memory Cell

5 Scalability: MRAM vs. STT-RAM

6 Memory Technology Comparison

7 MRAM Roadmap

8 STT-RAM 54nm – 50MHz

9 MTJ-based TCAM

10 MTJ-based Full Adder Cell

11 Non-Volatile FPGA

12 Conclusions NV Computing power and performance advantages
Potentially huge for the end consumer Potential to simplify memory hierarchy STT-RAMs poised for commercialization, but… Power, Area, Performance improvements still needed Technology still requires a lot of development Process integration a major hurdle Little development of CAMs and FFs Very little love for MTJ-based logic

Download ppt "Literature Review Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing T. Kawahara Richard Dorrance July 13, 2012."

Similar presentations

Computer Memory/Storage Device

Computer Memory/Storage Device
Spintronics: How spin can act on charge carriers and vice versa

Spintronics: How spin can act on charge carriers and vice versa
Outline Memory characteristics SRAM Content-addressable memory details DRAM © Derek Chiou & Mattan Erez 1.

Outline Memory characteristics SRAM Content-addressable memory details DRAM © Derek Chiou & Mattan Erez 1.
A Scalable and Reconfigurable Search Memory Substrate for High Throughput Packet Processing Sangyeun Cho and Rami Melhem Dept. of Computer Science University.

A Scalable and Reconfigurable Search Memory Substrate for High Throughput Packet Processing Sangyeun Cho and Rami Melhem Dept. of Computer Science University.
1 2 12 2 SPIN 1 1 2 12 2 1 1 2 12 2 1 1 2 12 2 1.

SPIN
Bryan Lahartinger. “The Apriori algorithm is a fundamental correlation-based data mining [technique]” “Software implementations of the Aprioiri algorithm.

Bryan Lahartinger. “The Apriori algorithm is a fundamental correlation-based data mining [technique]” “Software implementations of the Aprioiri algorithm.
Spin Torque Transfer Logic Proponent; Jim Allen UCSB Friendly Critic: Eli Yablonovitch, Berkeley Reporter: George Bourianoff, Intel.

Spin Torque Transfer Logic Proponent; Jim Allen UCSB Friendly Critic: Eli Yablonovitch, Berkeley Reporter: George Bourianoff, Intel.
Semiconductor Memories ECE423 Xiang Yu 12.16.06. RAM vs. ROM  Volatile  RAM (random access) SRAM (static) SRAM (static) SynchronousSynchronous AsynchronousAsynchronous.

Semiconductor Memories ECE423 Xiang Yu RAM vs. ROM  Volatile  RAM (random access) SRAM (static) SRAM (static) SynchronousSynchronous AsynchronousAsynchronous.
Review and Overview. Review  Combinational logic circuit – Decoder, Encoder, Multiplexer, De-multiplexer, Full Adder, Multiplier  Sequential logic circuit.

Review and Overview. Review  Combinational logic circuit – Decoder, Encoder, Multiplexer, De-multiplexer, Full Adder, Multiplier  Sequential logic circuit.
CMOL overview ● CMOS / nanowire / MOLecular hybrids ● Uses combination of Micro – Nano – Nano implements regular blocks (ie memory) – CMOS used for logic,

CMOL overview ● CMOS / nanowire / MOLecular hybrids ● Uses combination of Micro – Nano – Nano implements regular blocks (ie memory) – CMOS used for logic,
TOWARDS AN EARLY DESIGN SPACE EXPLORATION TOOL SET FOR STT-RAM DESIGN Philip Asare and Ben Melton.

TOWARDS AN EARLY DESIGN SPACE EXPLORATION TOOL SET FOR STT-RAM DESIGN Philip Asare and Ben Melton.
Emerging Memory Technologies

Emerging Memory Technologies
International ERD TWG Emerging Research Devices Working Group Face-to-Face Meeting Emerging Research Memory Devices Victor Zhirnov and Rainer Waser Seoul,

International ERD TWG Emerging Research Devices Working Group Face-to-Face Meeting Emerging Research Memory Devices Victor Zhirnov and Rainer Waser Seoul,
Magnetoresistive Random Access Memory (MRAM)

Magnetoresistive Random Access Memory (MRAM)
Logic and Computer Design Dr. Sanjay P. Ahuja, Ph.D. FIS Distinguished Professor of CIS (2010-2014) School of Computing, UNF.

Logic and Computer Design Dr. Sanjay P. Ahuja, Ph.D. FIS Distinguished Professor of CIS ( ) School of Computing, UNF.
NOTE: To change the image on this slide, select the picture and delete it. Then click the Pictures icon in the placeholder to insert your own image. NON.

NOTE: To change the image on this slide, select the picture and delete it. Then click the Pictures icon in the placeholder to insert your own image. NON.
GLOBECOM (Global Communications Conference), 2012

GLOBECOM (Global Communications Conference), 2012
1 Nanoelectronic Memory Devices: Space-Time-Energy Trade-offs Ralph Cavin and Victor Zhirnov Semiconductor Research Corporation.

1 Nanoelectronic Memory Devices: Space-Time-Energy Trade-offs Ralph Cavin and Victor Zhirnov Semiconductor Research Corporation.
Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang.

Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang.
Routing Prefix Caching in Network Processor Design Huan Liu Department of Electrical Engineering Stanford University

Routing Prefix Caching in Network Processor Design Huan Liu Department of Electrical Engineering Stanford University

Similar presentations

Ads by Google