Presentation is loading. Please wait.

Presentation is loading. Please wait.

Processor Organization and Architecture

Similar presentations


Presentation on theme: "Processor Organization and Architecture"— Presentation transcript:

1 Processor Organization and Architecture
Module III Processor Organization and Architecture

2 Micro-programmed Control Unit

3 Microprogrammed Control
Microinstruction The microinstruction specifies one or more microoperations Microprogram A sequence of microinstruction Dynamic microprogramming : Control Memory = RAM RAM can be used for writing (to change a writable control memory) Microprogram is loaded initially from an auxiliary memory such as a magnetic disk Static microprogramming : Control Memory = ROM Control words in ROM are made permanent during the hardware production.

4 Microprogramming Approach
Generally micro-operations consist of two important fields : Control Field : indicates which control signals are to be activated Next Address Field : specify address of next microinstruction Major Design Effort : Minimize Length of microinstruction.

5 Microprogramming Approach

6

7

8

9 Microinstruction Formats
There are two types of formats: Horizontal Microinstruction Vertical Microinstruction

10 Horizontal Microinstruction
For sequencing control word, an address field is added to it to indicate the next control word to be executed and a few bits are added to specify the condition for next control word execution

11 Horizontal Microinstruction Format
Internal CPU control line: one bit for each internal processor control line. System Bus control line: one bit for each system bus control line.

12 Horizontal Microinstruction Format
Condition field: indicates condition for taking branch Address field: address of the next micro-instruction to be executed, if the branch is taken.

13 Interpretation of Micro-instruction
1. To execute this microinstruction, turn on all the control lines indicated by a 1 bit; leave off all control lines indicated by a 0 bit. These control signals will execute one or more micro-operations. 2. If the condition (indicated by the condition bits) is false, execute the next microinstruction in sequence. 3. If the condition is true, execute the next microinstruction pointed by the address field.

14 Disadv of Horizontal Microinstruction Format
Length of the microinstructions is high The bits of the micro-program word cannot be used efficiently. i.e. Not all microinstructions allocate useful meanings to all the available fields.

15 Vertical Microinstruction Format
It uses few bits in the control word It has the control word with only two fields: First field is a code Second field indicates the meaning of the code It execute simple operations, such as: load, store, add, branch similar to machine-language instructions and hence it is also called software microprogramming.

16 Vertical Microinstruction Format

17 Disadv of Vertical Microinstruction Format
Speed of execution reduces proportionally with the number of distinct meanings of the code field

18 Control Memory Organization
Microinstructions in each routine are to be executed sequentially Each routing ends with JUMP instruction indicating where to go next There is a special execute cycle routine to signify which routine is to be executed depending on opcode

19

20 Microprogrammed Control Unit

21 Microprogrammed Control Unit
It executes a set of microinstructions are stored in control memory Control Address Register (CAR) Contains address of next microinstruction to be read Similar to MAR Control Buffer Register (CBR) Contains control word of the currently executing microinstruction Sequencing Logic Unit It loads CAR and issues a READ command

22

23 Functioning of Micro-programmed CU
To execute an instruction, the sequencing logic unit issues a READ command to the control memory. The content of the address specified in CAR is read into CBR CBR generates control signals and next address information for the sequencing logic unit. Sequencing logic unit loads a new address into CAR based on the next-address information from CBR and the ALU flags.

24 Calculating Next Address
Depending on the value of ALU flags and CBR, one of three decisions is made: Get the next instruction: CAR  CAR +1 Jump to a new routine based on a jump microinstruction: Load the address field of CBR into CAR. Jump to a machine instruction routine: Load the CAR based on the opcode in the IR.

25 Two Decoders Upper Decoder: translates the opcode of the IR into CAR
Lower decoder : used only for vertical microinstructions In a vertical microinstruction, a code is used for each action to be performed and the decoder translates this code into individual control signals

26


Download ppt "Processor Organization and Architecture"

Similar presentations


Ads by Google