Download presentation
Presentation is loading. Please wait.
1
CLK-IN<1-0> 2x LEMOs 00
Global Reset Switch 4-pin USB AUX. DIL 16x I/Os FPGA JTAG Prog. MODE Hex Switch. 3x STATUS LEDs ( Programmable ) 3x4 LEDs ( Program. ) Program. Reset CLK-OUT<1-0> 2x LEMOs 00 DATA-IN<7-0> 8x LEMOs 00 DATA-OUT<7-0> 8x LEMOs 00 Ext. +5V / 3A Power Conn. USB MCU JTAG 40-pin DIL HEADER VME J1 VME J2
2
Red LED –FPGA Prog. Xilinx PROM Prog. FPGA Switch GSI 18x4Mb SRAM Ext. 5V/3A Conn. Spartan3E FPGA Clock MUX/PLL VME Base Address A<31-28> A<27-24> 7x Supply Monitor Red LED x Supply OK MHz XTAL Osc. VME J2 Clk+4 Delay Lines VME J1 Blue LED x Supply OK Set Serial No. SER<7-4> SER<3-0> SIL JTAG for FPGA USB Reset Switch IN<7-0> TTL/NIM Sel. Set Mod. Record MR<7-4> MR<3-0> CLK-IN<1-0> ECL/NIM Sel. CLK-OUT<1-0> ECL/NIM Sel. OUT<7-0> TTL/NIM Sel. DIL JTAG for USB MCU 40-pin DIL HEADER
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.