Presentation is loading. Please wait.

Presentation is loading. Please wait.

Typical STD Cell Library Errors

Published byWidya Tanuwidjaja Modified over 6 years ago

Similar presentations

Presentation on theme: "Typical STD Cell Library Errors"— Presentation transcript:

1 Typical STD Cell Library Errors
Fractal Technologies Typical STD Cell Library Errors 1/11/2019 Fractal Technologies Confidential

2 Typical Cell Presence Errors
Obsolete Cells Cadence DFII has many times hierarchical cells that are not used anymore. (Artefacts) Double cell entries Cells removed from Cadence DB still remain in other formats. (Verilog, MilkyWay, Liberty, etc...) Missing Cells Wrong database in cds.lib included. Hierarchical cells are missing. Cells in the CDB do not exist in the other formats due to later added cells not all Databases are updated or an older database is delivered Documentation many times misses a cell Due to no formal checking method Filler and alignment cells not consistent for the various DB’s 1/11/2019 Quality in Design Formats

3 Typical Terminals & Pins Errors
Direction of the pins does not match Input,Output, Bidirectional Pins are in the wrong layer Uses busses instead of single pins 1/11/2019 Quality in Design Formats

4 Quality in Design Formats
Typical Label Errors Missing labels Simply missing Typing errors Uppor vs lower case errors Labels in the wrong layer 1/11/2019 Quality in Design Formats

5 Quality in Design Formats
Typical Net Errors Missing net information Due to copy actions in the Cadence Database Net information may be lost. Database corrupt… Busses used instead of single pins 1/11/2019 Quality in Design Formats

6 Typical Layout vs. layout Errors
Modifications in the master Cadence Database not copied to GDSII or LEF 45 degrees not accurately enough in LEF Abstract not generated correctly Shifted polygons  1/11/2019 Quality in Design Formats

7 Typical Abutment Errors
1 grid shift  Missing boundary layer Layers do not touch the outline 1/11/2019 Quality in Design Formats

8 Typical Routability Errors
Pins not on grid Wrongly coded off-set 1/11/2019 Quality in Design Formats

9 Typical Functional Equivalence Errors
Both active PRESET and SET yield different result over the various formats Priority definitions wrong Mismatch between asynchronous and synchronous descriptions Missing functional description Short circuit detection Cont… 1/11/2019 Quality in Design Formats

10 Typical Functional Equivalence Errors
Documentation errors Due to missing formal checking. (Depends on human reading) pin(OA1) { direction : output ; function : "(!M2|(M1&M0))" ; pin(OA2) { direction : output ; function : "(M2|(!M1&!M0))" ; pin(Z) { direction : output ; function : "!(M1^M0)" ; .lib  Datasheet  1/11/2019 Quality in Design Formats

11 Typical Characterization Errors
Last characterization entries all 0. Delay decreases with increasing output load Conditional vs non-conditional descriptions Back-annotation errors Conditions don’t match string based Obsolete default conditions Non-paired setup and hold times Swapping of Liberty file names ff, tt, vs ss 1/11/2019 Quality in Design Formats

12 Typical CCS Characterization Errors
Cells do not have a single peak current Current curves have a “correction current” at the tail 1/11/2019 Quality in Design Formats

13 Typical ECSM Characterization Errors
ECSM-curves have large deviations (20-300%) between ECSM and NLDM delay values 1/11/2019 Quality in Design Formats

14 Quality in Design Formats
Conclusions It’s better to check the STD Cell Library before using it 1/11/2019 Quality in Design Formats

Download ppt "Typical STD Cell Library Errors"

Similar presentations

Registers and Counters

Registers and Counters
4/14/2015Fractal Technologies Confidential Fractal Technologies Validation Software & Services.

4/14/2015Fractal Technologies Confidential Fractal Technologies Validation Software & Services.
1 COMM 301: Empirical Research in Communication Lecture 15 – Hypothesis Testing Kwan M Lee.

1 COMM 301: Empirical Research in Communication Lecture 15 – Hypothesis Testing Kwan M Lee.
4/16/2015Fractal Technologies Confidential Fractal Technologies Validation checks for: -Standard cell Libraries -IO lib and IP (Design Formats)

4/16/2015Fractal Technologies Confidential Fractal Technologies Validation checks for: -Standard cell Libraries -IO lib and IP (Design Formats)
Waiving Known DRC Violations from Layout IP

Waiving Known DRC Violations from Layout IP
Coaxial Measurements – Common Mistakes & Simple Solutions Sathya Padmanabhan Rocky Teresa Maury Microwave Corp. For electronic copy of presentation go.

Coaxial Measurements – Common Mistakes & Simple Solutions Sathya Padmanabhan Rocky Teresa Maury Microwave Corp. For electronic copy of presentation go.
Getting Started with Layout Compiled by Ryan Johnson May 1, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT  The.

Getting Started with Layout Compiled by Ryan Johnson May 1, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT  The.
QA/QC: A Checklist for Quality and Control

QA/QC: A Checklist for Quality and Control
S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 24: Computer-Aided Design using Tanner Tools Prof. Sherief Reda Division.

S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 24: Computer-Aided Design using Tanner Tools Prof. Sherief Reda Division.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 30: Design Methodologies using Tanner Tools Prof. Sherief Reda Division.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 30: Design Methodologies using Tanner Tools Prof. Sherief Reda Division.
VLSI drawings transferring limitations (AKA ‘conversion problem’)

VLSI drawings transferring limitations (AKA ‘conversion problem’)
Command Interpreter Window (CIW)

Command Interpreter Window (CIW)
Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.

Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.
EKT 221/4 DIGITAL ELECTRONICS II  Registers, Micro-operations and Implementations - Part3.

EKT 221/4 DIGITAL ELECTRONICS II  Registers, Micro-operations and Implementations - Part3.
Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.

Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.
Slide 1 6. VHDL/Verilog Behavioral Description. Slide 2 Verilog for Synthesis: Behavioral description Instead of instantiating components, describe them.

Slide 1 6. VHDL/Verilog Behavioral Description. Slide 2 Verilog for Synthesis: Behavioral description Instead of instantiating components, describe them.
Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.

Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.
Database Security Outline.. Introduction Security requirement Reliability and Integrity Sensitive data Inference Multilevel databases Multilevel security.

Database Security Outline.. Introduction Security requirement Reliability and Integrity Sensitive data Inference Multilevel databases Multilevel security.
QA and Testing. QA Activity Processes monitoring Standards compliance monitoring Software testing Infrastructure testing Documentation testing Usability.

QA and Testing. QA Activity Processes monitoring Standards compliance monitoring Software testing Infrastructure testing Documentation testing Usability.
CADENCE CONFIDENTIAL 1CADENCE DESIGN SYSTEMS, INC. Cadence Front to Back End Adil Sarwar March 2004.

CADENCE CONFIDENTIAL 1CADENCE DESIGN SYSTEMS, INC. Cadence Front to Back End Adil Sarwar March 2004.

Similar presentations

Ads by Google