Presentation is loading. Please wait.

Presentation is loading. Please wait.

MDE based FPGA physical Design Fast prototyping with Smalltalk

Published byGyles Stone Modified over 6 years ago

Similar presentations

Presentation on theme: "MDE based FPGA physical Design Fast prototyping with Smalltalk"— Presentation transcript:

1 MDE based FPGA physical Design Fast prototyping with Smalltalk
Ciprian Teodorov, Loïc Lagadec Lab-STICC MOCS UMR 3192

2 FPGAs “Flexible” hardware Time to market Hard to program Hard to debug
Compute node i1 LUT µP LUT LUT I1-i2 E/S i2 LUT i1 LUT I1+i2 LUT i2 Programmable interconnection LUT LUT LUT

3 FPGAs “Flexible” hardware Time to market Hard to program Hard to debug
EDA required ! C to circuit Debug Benchmarking

4 Our Smalltalk-based EDA legacy

5 Legacy backfires Early developments (MADEO) started in 1996
Fast evolving domain (Moore + Murfy) Refactoring is not enough to keep in the race We have to re-design our framework

6 1 2 New direction We need to shift from To In order to deliver
a generic solution to be tailored on demand To a repository of model, algorithms, components In order to deliver Performances Scalability Flexibility Durability 1 2

7 LEGACY

8 Front end C code Circuit High level synthesis (compilation)
Ressources allocation (logic synthesis) Circuit

9 Programming an FPGA in 4 steps

10 ADL Based EDA generators
Spécification Architecture Architecture specification ADL Description Exploration Application Synthesizer Compiler P&R Bitstream generator HW Prototype HW Prototype Configuration Controller Testbenches Testbenches Synthesis/Compilation Compilation Simulation Simulation Validation Validation 10

11 Simulation & synthesis
Our flow Context Resources Zone Zone Zone ADL Description Reconfigurable zones description Behavioral code Bitstream model Resource model Configuration model Bistream Architecture VHDL Configuration controller Prototype 11 Simulation & synthesis

12 Some examples 12

13 RE-DESIGN

14 Goal oriented view extraction

15 Tool engine

16 Models as common vocabulary

17 Combinational circuit modeling

18 Target modeling

19 Re-design / copy down

20 CONCLUSION

21 Let’s try to summarize Succes: target, tool flow

22 Thank you for your attention
Conclusion Future work: Tools integration (eg Mondrian integration) Performances improvement Test coverage Algorithm pick and play GUI Thank you for your attention

Download ppt "MDE based FPGA physical Design Fast prototyping with Smalltalk"

Similar presentations

FPGA (Field Programmable Gate Array)

FPGA (Field Programmable Gate Array)
VHDL - I 1 Digital Systems. 2 «The designer’s guide to VHDL» Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx.

VHDL - I 1 Digital Systems. 2 «The designer’s guide to VHDL» Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx.
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
The Concept of Computer Architecture

The Concept of Computer Architecture
FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.

FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.

Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
A High Performance Application Representation for Reconfigurable Systems Wenrui GongGang WangRyan Kastner Department of Electrical and Computer Engineering.

A High Performance Application Representation for Reconfigurable Systems Wenrui GongGang WangRyan Kastner Department of Electrical and Computer Engineering.
 Y. Hu, V. Shih, R. Majumdar and L. He, “Exploiting Symmetries to Speedup SAT-based Boolean Matching for Logic Synthesis of FPGAs”, TCAD 2008.  Y. Hu,

 Y. Hu, V. Shih, R. Majumdar and L. He, “Exploiting Symmetries to Speedup SAT-based Boolean Matching for Logic Synthesis of FPGAs”, TCAD  Y. Hu,
Tejas Bhatt and Dennis McCain Hardware Prototype Group, NRC/Dallas Matlab as a Development Environment for FPGA Design Tejas Bhatt June 16, 2005.

Tejas Bhatt and Dennis McCain Hardware Prototype Group, NRC/Dallas Matlab as a Development Environment for FPGA Design Tejas Bhatt June 16, 2005.
Bridging the Gap Between Theory and Hardware Mario D. Marino, G. Robins, K. Skadron and L. Wang {mdm9uw,robins,skadron,lw2aw}.cs.virginia.edu Department.

Bridging the Gap Between Theory and Hardware Mario D. Marino, G. Robins, K. Skadron and L. Wang {mdm9uw,robins,skadron,lw2aw}.cs.virginia.edu Department.
Center for Embedded Computer Systems University of California, Irvine and San Diego Loop Shifting and Compaction for the.

Center for Embedded Computer Systems University of California, Irvine and San Diego Loop Shifting and Compaction for the.
Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.

Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.

UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.

Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Dr. Konstantinos Tatas com.tk@fit.ac.cy http://staff.fit.ac.cy/com.tk ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.
© Copyright Alvarion Ltd. Hardware Acceleration February 2006.

© Copyright Alvarion Ltd. Hardware Acceleration February 2006.
Computer Architecture The Concept Ola Flygt V ä xj ö University +46 470 70 86 49.

Computer Architecture The Concept Ola Flygt V ä xj ö University
Reconfigurable Hardware in Wearable Computing Nodes Christian Plessl 1 Rolf Enzler 2 Herbert Walder 1 Jan Beutel 1 Marco Platzner 1 Lothar Thiele 1 1 Computer.

Reconfigurable Hardware in Wearable Computing Nodes Christian Plessl 1 Rolf Enzler 2 Herbert Walder 1 Jan Beutel 1 Marco Platzner 1 Lothar Thiele 1 1 Computer.
FPGA Fault Emulator Jiří Kvasnička, Pavel Kubalík, Hana Kubátová.

FPGA Fault Emulator Jiří Kvasnička, Pavel Kubalík, Hana Kubátová.
Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.

Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.

Similar presentations

Ads by Google