Presentation is loading. Please wait.

Presentation is loading. Please wait.

Bit Multiplexed Real Time Network –

Published byἙλένη Κακριδής Modified over 6 years ago

Similar presentations

Presentation on theme: "Bit Multiplexed Real Time Network –"— Presentation transcript:

1 Bit Multiplexed Real Time Network –
A Novel Approach to Real-Time Networking Introduction Design Implementation Future Work Paul Richardson Mukul Gadde University of Michigan-Dearborn 1/17/2019 NDIA-IVS 2003

2 Real-Time Networks A network in which messages have explicit or implicit time constraints Correct operations defined in terms of both reliable and timely delivery of data Some Data is Critical Data – Untimely Delivery can Result in Damage or Injury 1/17/2019 NDIA-IVS 2003

3 Temporal Components of a Message’s Transmission
(1) Local Host Delay from Buffering (2) Transmission Time – Number of Bits  Bit Period (3) Signal Propagation Delay – Determined by Geographic Distance (4) Network Delay – From Contention Between Nodes NIC Application tsend treceive tnet tlocal tTX tprop 1/17/2019 NDIA-IVS 2003

4 Guaranteed Message Time Constraints - Classical Approach
For Each Message  Determine Worst Case Response Time (WCRT) If WCRT < Deadline  Message will be on Time, else it can be Late WCRT = tprop + tTX + tlocal + tnet Propagation Delay: constant, often negligible Transmission Time: constant per frame size - can easily be determined typically tTX << Deadline Local Delay: Depends Only on Local Traffic – Determined Independently Network Delay: Depends on All Network Traffic – Most Unpredictable of all Temporal Components 1/17/2019 NDIA-IVS 2003

5 WCRT = tprop + tTX + tlocal
Objectives of Bit Multiplexing Eliminate Network Delay Component Removes Network Wide Timing Dependencies Eliminates Trade-Off Between Frame Sizes Reduce Variance in WCRT – More Efficient Simple Design – Easy to Implement Using FPGAs WCRT = tprop + tTX + tlocal tnet eliminated tlocal will increase by a factor of n for n nodes 1/17/2019 NDIA-IVS 2003

6 What is Bit Multiplexing? The Network is Shared on a BIT
boundary – not on the FRAME boundary Each node is assigned a time slot to transmit a bit Frames are rebuilt from recovered bits idle bit patterns are sent during idle time to maintain synchronization NIC Application tnet tsend treceive tlocal tprop tbit 1/17/2019 NDIA-IVS 2003

7 Result - Each Node Perceives its Own Dedicated Physical Channel
Ideally - Aggregate Data Rate Remains the Same In Most Cases – WCRT will be Lower Application Application Application NIC NIC NIC 1/17/2019 NDIA-IVS 2003

8 Primary Modules of a Node Synchronization Module
Transmitter Module (Tx) Receiver Module (Rx) Synch Counter Transmitter Receiver transmit buffer receive buffer transmission medium 1/17/2019 NDIA-IVS 2003

9 Synch Module – Manchester Codes
Counter Transmitter Receiver reset 30 counter enable edge detector 32clk slot counter RX enable, TX disable or TX enable, RX disable A B C Module Initialization power up register configuration Counter determines current “slot” enables signals for Tx and Rx 1/17/2019 NDIA-IVS 2003

10 Transmit Module Node C slot counter 0 0 1 16 counter enable TX C A B C
Synch Counter Transmitter Receiver A B C 30 counter edge detector 32clk slot counter enable TX C transmit frame buffer 1 16 counter 1/17/2019 NDIA-IVS 2003

11 Receive Module Node A select slot counter 0 0 1 8 counter enable RX B
Synch Counter Transmitter Receiver A B C 30 counter edge detector 32clk slot counter receive frame buffers 1 slot B slot C select enable RX B 8 counter destination address encoded in frame 1/17/2019 NDIA-IVS 2003

12 Implementation – Proof of Principal
Using VHDL and 3 Xilinx XC4010E/XL Boards 7000 Gates Used for Each Node (10,000 Maximum) 4 Input/Output Channels Used (160 Maximum) Transmit Data: Static Characters from RAM Buffer Receive Data: Displayed on 7-Segment Displays Aggregate 600KHz Signal Rate  300Kbps Data Rate Individual Node Rate = 100Kbps NODE A TX RX NODE B NODE C 1/17/2019 NDIA-IVS 2003

13 Next Phase: interconnect computers via PCI
Follow on work Next Phase: interconnect computers via PCI receive data – save to RAM & display to CRT send data files, images, etc Increase data rate (10-100Mbps) Add Fault Tolerance – Sustain Network Faults Increase Scalability – Add/Remove Nodes 1/17/2019 NDIA-IVS 2003

14 1/17/2019 NDIA-IVS 2003

15 1/17/2019 NDIA-IVS 2003

16 1/17/2019 NDIA-IVS 2003

Download ppt "Bit Multiplexed Real Time Network –"

Similar presentations

Exercises and Solutions Lecture 1

Exercises and Solutions Lecture 1
Digital Computer Fundamentals

Digital Computer Fundamentals
Basic HDL Coding Techniques

Basic HDL Coding Techniques
INTRODUCTION TO COMPUTER NETWORKS Zeeshan Abbas. Introduction to Computer Networks INTRODUCTION TO COMPUTER NETWORKS.

INTRODUCTION TO COMPUTER NETWORKS Zeeshan Abbas. Introduction to Computer Networks INTRODUCTION TO COMPUTER NETWORKS.
CS 165 -- Direct Link Networks (Continued) Slide Set 6.

CS Direct Link Networks (Continued) Slide Set 6.
1 Version 3 Module 8 Ethernet Switching. 2 Version 3 Ethernet Switching Ethernet is a shared media –One node can transmit data at a time More nodes increases.

1 Version 3 Module 8 Ethernet Switching. 2 Version 3 Ethernet Switching Ethernet is a shared media –One node can transmit data at a time More nodes increases.
COE 342: Data & Computer Communications (T042) Dr. Marwan Abu-Amara Chapter 6: Digital Data Communications Techniques.

COE 342: Data & Computer Communications (T042) Dr. Marwan Abu-Amara Chapter 6: Digital Data Communications Techniques.
William Stallings Data and Computer Communications 7th Edition

William Stallings Data and Computer Communications 7th Edition
Long distance communication Multiplexing  Allow multiple signals to travel through one medium  Types Frequency division multiplexing Synchronous time.

Long distance communication Multiplexing  Allow multiple signals to travel through one medium  Types Frequency division multiplexing Synchronous time.
Wireless Terminal and PC Interface Using VLSI EE452 - Senior Project Members: Chris Brophy Matt Olinger Advisor: Dr. V. Prasad 5/2/02.

Wireless Terminal and PC Interface Using VLSI EE452 - Senior Project Members: Chris Brophy Matt Olinger Advisor: Dr. V. Prasad 5/2/02.
Dave Mills CANbus: A brief introduction Incorporating: The Fujitsu status Dave Mills Queen Mary, University of London.

Dave Mills CANbus: A brief introduction Incorporating: The Fujitsu status Dave Mills Queen Mary, University of London.
The OSI Model A layered framework for the design of network systems that allows communication across all types of computer systems regardless of their.

The OSI Model A layered framework for the design of network systems that allows communication across all types of computer systems regardless of their.
Network Topologies.

Network Topologies.
Chapter-4/5-1CS331- Fakhry Khellah Term 081 Chapter 4 (Only 4.2 – 4.3) Digital Transmission.

Chapter-4/5-1CS331- Fakhry Khellah Term 081 Chapter 4 (Only 4.2 – 4.3) Digital Transmission.
Department of Electronic Engineering City University of Hong Kong EE3900 Computer Networks Introduction Slide 1 A Communications Model Source: generates.

Department of Electronic Engineering City University of Hong Kong EE3900 Computer Networks Introduction Slide 1 A Communications Model Source: generates.
 Communication Tasks  Protocols  Protocol Architecture  Characteristics of a Protocol.

 Communication Tasks  Protocols  Protocol Architecture  Characteristics of a Protocol.
The OSI Model.

The OSI Model.
Top Level View of Computer Function and Interconnection.

Top Level View of Computer Function and Interconnection.
Computer Networks. Data & Communication When we communicate we share information  Local Communication, if Face to Face  Remote, if through Telephone.

Computer Networks. Data & Communication When we communicate we share information  Local Communication, if Face to Face  Remote, if through Telephone.
02 – Performance Basics 1CS 332 - Computer Networks.

02 – Performance Basics 1CS Computer Networks.

Similar presentations

Ads by Google