Presentation is loading. Please wait.

Presentation is loading. Please wait.

Studies of Interface Structure and Properties of Thin Films

Published byEdwina James Modified over 6 years ago

Similar presentations

Presentation on theme: "Studies of Interface Structure and Properties of Thin Films"— Presentation transcript:

1 Studies of Interface Structure and Properties of Thin Films
Theodosia Gougousi, Department of Physics, UMBC The atomic layer deposition of HfO2 films on native oxide covered GaAs(100) surfaces using TEMAHf and H2O, or TDMAHf and H2O processes results in the consumption of the native Ga and As surface oxides. ALD of HfO2 on passivated GaAs surfaces in either HF or NH4OH solutions results in an oxide-free interface. This observation has significant technological implications since deposition of similar HfO2 films on etched Si surfaces commonly results in the growth of interfacial SiO2. TEMAHf + H2O TEMAHf + H2O UMBC Physics

Download ppt "Studies of Interface Structure and Properties of Thin Films"

Similar presentations

Speaker: Xiangshi Yin Instructor: Elbio Dagotto Time: April 15, 2010 (Solid State II project) Quantum Size Effect in the Stability and Properties of Thin.

Speaker: Xiangshi Yin Instructor: Elbio Dagotto Time: April 15, 2010 (Solid State II project) Quantum Size Effect in the Stability and Properties of Thin.
Improving insulating property of sol-gel processed gate dielectrics.

Improving insulating property of sol-gel processed gate dielectrics.
Chapter 6 Thermal oxidation and the Si/SiO2 interface

Chapter 6 Thermal oxidation and the Si/SiO2 interface
Applications of Chemical Engineering Principles to Thin Film Deposition Process Development Collin Mui Chemical Engineering 140 Guest Lecture Stanford.

Applications of Chemical Engineering Principles to Thin Film Deposition Process Development Collin Mui Chemical Engineering 140 Guest Lecture Stanford.
Wafer Preparation Challenge in epitaxial growth : - Achieving defect free films at low temperate. More than half of the yield loss is due to contamination.

Wafer Preparation Challenge in epitaxial growth : - Achieving defect free films at low temperate. More than half of the yield loss is due to contamination.
Silicon Oxidation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 15, 2004.

Silicon Oxidation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 15, 2004.
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Introduction SiC substrate Process Expitaxial graphene on Si – face Expitaxial graphene on C – face Summary Graphene synthesis on SiC.

Introduction SiC substrate Process Expitaxial graphene on Si – face Expitaxial graphene on C – face Summary Graphene synthesis on SiC.
Metal-semiconductor (MS) junctions

Metal-semiconductor (MS) junctions
Thin film deposition techniques II. Chemical Vapor deposition (CVD)

Thin film deposition techniques II. Chemical Vapor deposition (CVD)
Atomic Layer Deposition for SCRF RF in the MTA 11/15/10 J. Norem ANL/HEP.

Atomic Layer Deposition for SCRF RF in the MTA 11/15/10 J. Norem ANL/HEP.
Device Fabrication Example

Device Fabrication Example
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.

Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Introduction Techniques Conclusions Contamination control on bulk Ge and GaAs As dopants in Ge S Monolayer passivation on Ge Si passivation and HfO 2 dielectric.

Introduction Techniques Conclusions Contamination control on bulk Ge and GaAs As dopants in Ge S Monolayer passivation on Ge Si passivation and HfO 2 dielectric.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Strain Effects on Bulk Ge Valence Band EEL6935: Computational Nanoelectronics Fall 2006 Andrew Koehler.

Strain Effects on Bulk Ge Valence Band EEL6935: Computational Nanoelectronics Fall 2006 Andrew Koehler.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,

1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
1 6.3. Gas-to Solid Processing 6.3.1. surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.

Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
Resistless Fabrication of Embedded Nanochannels by FIB Patterning, Wet Etching and Atomic Layer Deposition Zhongmei Han Marko Vehkamaki Markku Leskelä.

Resistless Fabrication of Embedded Nanochannels by FIB Patterning, Wet Etching and Atomic Layer Deposition Zhongmei Han Marko Vehkamaki Markku Leskelä.

Similar presentations

Ads by Google