Presentation is loading. Please wait.

Presentation is loading. Please wait.

Control board signal flow (Trace not completed)

Published byНевена Ташева Modified over 5 years ago

Similar presentations

Presentation on theme: "Control board signal flow (Trace not completed)"— Presentation transcript:

1 Control board signal flow (Trace not completed)
Sample rate out to panel sw 1MHz Ref in 1B IC IC IC IC IC IC31 7490 IC32 7490 IC IC IC IC P IC23 M5946 IC26 M5946 Period/averaged Gate time IC3 1017P S R IC P CK IC P IC4 1023P IC5 1027P IC6 1013P IC7 1013P IC8 1013P X in 19T Parts no assign IC P IC P IC P IC P IC P IC10 IC19 IC35 IC26 IC T28 B28 1’s BCD 10’s A Edge connector To counter board Sample rate In 8B IC 7400 To 7475en / 7490rst … T1 B1 IC1 IC11 IC20 IC27 Control board top view

2 MC1023 MC1013,1027 MC1017 MC1018 IC Pinout 2SC857 200V/0.05A/100MHｚ
MHz AC Coupled JK-FF 1017 Level Translator Sat logic to MECL 1018 Level Translator MECL to Sat logic 1023 Dual 4 input OR NOR CLK Driver MHz AC Coupled JK-FF 200V/0.05A/100MHｚ Repl 2sc3467,68

3 Follows are work memorandum

4

5

6

7

8

9

10

11

12 Similar counter found on Yahoo auction

13

Download ppt "Control board signal flow (Trace not completed)"

Similar presentations

D-Type Flip Flops Benchmark Companies Inc PO Box

D-Type Flip Flops Benchmark Companies Inc PO Box
Q R Flip Flops ATS 電子部製作 S Q For a NOR gate, the output would be logic 1 only when both the inputs are 0 : AB 0 0 0 1 10 F 1 0 0 011 A B F.

Q R Flip Flops ATS 電子部製作 S Q For a NOR gate, the output would be logic 1 only when both the inputs are 0 : AB F A B F.
Synchronous Sequential Logic

Synchronous Sequential Logic
2012 EU ALSA Training F1A75, A55 Series

2012 EU ALSA Training F1A75, A55 Series
Review for Exam 2 Using MUXs to implement logic

Review for Exam 2 Using MUXs to implement logic
Lab 7 : Decoders/Encoders : Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 “1 of 10” Encoder “1 of 10” Encoder Connected to a SPST Keypad. Control Signal.

Lab 7 : Decoders/Encoders : Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 “1 of 10” Encoder “1 of 10” Encoder Connected to a SPST Keypad. Control Signal.
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.

Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
8253/54 Timer Section /54 Timer Description and Initialization

8253/54 Timer Section /54 Timer Description and Initialization
Lab 09 :D Flip Flop, Shift Registers and Switch Bounce: Slide 2 Slide 3 The D Flip Flop. 4-Bit Shift Register. Slide 4 Shift Register De-bounce System:

Lab 09 :D Flip Flop, Shift Registers and Switch Bounce: Slide 2 Slide 3 The D Flip Flop. 4-Bit Shift Register. Slide 4 Shift Register De-bounce System:
Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.

Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.
Flip-Flops and Related Devices Wen-Hung Liao, Ph.D.

Flip-Flops and Related Devices Wen-Hung Liao, Ph.D.
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6

Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.

CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.
Viterbi Decoder: Presentation #6 M1 Overall Project Objective: Design a high speed Viterbi Decoder Stage 5: 23 rd Feb. 2004 Component Simulation Design.

Viterbi Decoder: Presentation #6 M1 Overall Project Objective: Design a high speed Viterbi Decoder Stage 5: 23 rd Feb Component Simulation Design.
Lab 5 :JK Flip Flop and Counter Fundamentals:

Lab 5 :JK Flip Flop and Counter Fundamentals:
9/15/09 - L25 Registers & Load Enable Copyright 2009 - Joanne DeGroat, ECE, OSU1 Registers & Load Enable.

9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
Chapter 1_4 Part II Counters

Chapter 1_4 Part II Counters
Block Diagram of 4518 Dual BCD Counter The 4518 Dual BCD Counter has two BCD counters. Each counter is similar to the other. Each counter has a master.

Block Diagram of 4518 Dual BCD Counter The 4518 Dual BCD Counter has two BCD counters. Each counter is similar to the other. Each counter has a master.
Introduction to Counter in VHDL

Introduction to Counter in VHDL
Introduction to Sequential Logic Design Flip-flops.

Introduction to Sequential Logic Design Flip-flops.

Similar presentations

Ads by Google