Presentation is loading. Please wait.

Presentation is loading. Please wait.

1DFKI GmbH (Germany), 2University of Bremen (Germany)

Published byPhilomena Turner Modified over 5 years ago

Similar presentations

Presentation on theme: "1DFKI GmbH (Germany), 2University of Bremen (Germany)"— Presentation transcript:

1 1DFKI GmbH (Germany), 2University of Bremen (Germany)
Evaluating the Impact of Interconnections in Quantum-dot Cellular Automata (QCA) Frank Sill Torres1,2, Robert Wille1,3, Marcel Walter2, Philipp Niemann1,2, Daniel Große1,2, Rolf Drechsler1,2 1DFKI GmbH (Germany), 2University of Bremen (Germany) 3JKU Linz (Austria)

2 Outline Motivation Design Automation Analysis Environment Results
Conclusions

3 Motivation Promising nanotechnology based on quantum dots
Quantum-dot Cellular Automata (QCA) Promising nanotechnology based on quantum dots Remarkable low energy dissipation Several (experimental) physical realizations based on different concepts (Metal islands, nanomagnets, dangling bonds, …) Nanomagnets Metal islands Dangling bonds

4 Motivation Challenging routing in QCA
Interconnections Challenging routing in QCA QCA is (nearly) planar technology Current state: 1 layer for logic & routing, 1 layer for crossings Outlook: low amount of layers Data flow must follow clocking constraint (clock 1 → clock 2 → clock 3 → … ) Only orthogonal routing Simple example: Routing overhead

5 Motivation More complex design
Interconnections cont’d More complex design Interconnections with notable impact on Area, Delay, Energy increase Question: What is the actual impact?

6 Design Automation Comparison CMOS Process QCA Process No Differences
Some Differences Transistors and connections QCA cells and its positions Layers of specific material MOS layers

7 Design Automation Principal Flow HDL Description
Tile (clock zone) grid Netlist Layout

8 Design Automation Routing Elements Simple Gates Complex Gates
Gate Library Routing Elements Simple Gates Complex Gates Wire Inverter NOR Bent wire Majority XOR Fanout OR

9 Design Automation Components of energy dissipation of QCA:
Energy Model Components of energy dissipation of QCA: Dissipated energy: Eenv = Eclk + Ein – Eout QCADesigner-E - Physics simulator including determination of energy dissipation of QCA ( Eclk - Energy from clock - Eout - Energy to neighboring cell(s) Ein - Energy from neighboring cell(s) Eenv - Energy to environment

10 Energy Disspation [meV]
Design Automation Characterized Gate library Area [µm²] Delay [tiles] Energy Disspation [meV] Regl. Mode (25 GHz) Fast mode (100 GHz) 000 ... 111 Routing Elements Wire 0.01 1 0.09 - 0.82 Bent-wire 0.10 0.84 Fanout 0.12 1.15 Logic Gates Inverter 0.13 1.19 Majority 0.15 1.41 OR 0.18 1.30 NOR 0.02 2 0.31 2.49

11 Analysis Environment Diagonal arrangement of clocking
P&R Algorithm Diagonal arrangement of clocking Levelizing of netlist graph Diagonal placement of each level Routing

12 Analysis Environment Synthesis:
Flow Synthesis: Synthesis library (*.lib) for QCA gate library Synopsys Design Compiler ABC (AIG, BDD) EFPL Benchmarks Benchmark name Inputs Outputs AND nodes Adder (adder) 256 129 1020 Barrel shifter (barrel) 135 128 3336 Max (max) 512 130 2865 Sine (sin) 24 25 5416 ... …

13 Results Area

14 Results Delay

15 Results Energy Dissipation

16 Conclusions QCA is a promising nanotechnology for low energy applications Specific characteristics of QCA design require notable amount of interconnections Here: Evaluation of this impact Results indicate high impact of Interconnections with consequences on area, delay, energy Requirements for future research: Comprehensive synthesis cost model for interconnections New synthesis strategies with emphasis on reduction of interconnections Exploration of new concepts (systolic arrays, logic duplication, …)

17 Thank you!

18 1DFKI GmbH (Germany), 2University of Bremen (Germany)
Evaluating the Impact of Interconnections in Quantum-dot Cellular Automata (QCA) Frank Sill Torres1,2, Robert Wille1,3, Marcel Walter2, Philipp Niemann1,2, Daniel Große1,2, Rolf Drechsler1,2 1DFKI GmbH (Germany), 2University of Bremen (Germany) 3JKU Linz (Austria)

Download ppt "1DFKI GmbH (Germany), 2University of Bremen (Germany)"

Similar presentations

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
Logic Synthesis – 3 Optimization Ahmed Hemani Sources: Synopsys Documentation.

Logic Synthesis – 3 Optimization Ahmed Hemani Sources: Synopsys Documentation.
MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
On-Line Adjustable Buffering for Runtime Power Reduction Andrew B. Kahng Ψ Sherief Reda † Puneet Sharma Ψ Ψ University of California, San Diego † Brown.

On-Line Adjustable Buffering for Runtime Power Reduction Andrew B. Kahng Ψ Sherief Reda † Puneet Sharma Ψ Ψ University of California, San Diego † Brown.
Automated Generation of Layout and Control for Quantum Circuits Mark Whitney, Nemanja Isailovic, Yatish Patel, John Kubiatowicz University of California,

Automated Generation of Layout and Control for Quantum Circuits Mark Whitney, Nemanja Isailovic, Yatish Patel, John Kubiatowicz University of California,
Homework Your task is to design a regular structure such as Kronecker Lattice or Shannon Lattice using modern Quantum Dot Cellular Automata technology.

Homework Your task is to design a regular structure such as Kronecker Lattice or Shannon Lattice using modern Quantum Dot Cellular Automata technology.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.

Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
Emerging Logic Devices

Emerging Logic Devices
Conception d’un processeur DSP faible énergie en logique ternaire

Conception d’un processeur DSP faible énergie en logique ternaire
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Standard cell-based layout. n Channel routing. n Simulation.

Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Standard cell-based layout. n Channel routing. n Simulation.
LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.

LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.
ASIC Design Flow – An Overview Ing. Pullini Antonio

ASIC Design Flow – An Overview Ing. Pullini Antonio
Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.
Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.

Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.
Modern VLSI Design 3e: Chapters 1-3 week12-1 Lecture 30 Scale and Yield Mar. 24, 2003.

Modern VLSI Design 3e: Chapters 1-3 week12-1 Lecture 30 Scale and Yield Mar. 24, 2003.
1 Wire Length Prediction-based Technology Mapping and Fanout Optimization Qinghua Liu Malgorzata Marek-Sadowska VLSI Design Automation Lab UC-Santa Barbara.

1 Wire Length Prediction-based Technology Mapping and Fanout Optimization Qinghua Liu Malgorzata Marek-Sadowska VLSI Design Automation Lab UC-Santa Barbara.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Bayesian Macromodeling for Circuit Level QCA Design Saket Srivastava and Sanjukta Bhanja Department of Electrical Engineering University of South Florida,

Bayesian Macromodeling for Circuit Level QCA Design Saket Srivastava and Sanjukta Bhanja Department of Electrical Engineering University of South Florida,
First time common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Frank Winkler, Humboldt University of.

First time common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Frank Winkler, Humboldt University of.
Module 1.2 Introduction to Verilog

Module 1.2 Introduction to Verilog

Similar presentations

Ads by Google