Presentation is loading. Please wait.

Presentation is loading. Please wait.

專 題 生：吳芮綺 Jui-Chi Wu 指導教授：吳重雨 Chung-Yu Wu

Published bySusanto Iskandar Modified over 6 years ago

Similar presentations

Presentation on theme: "專 題 生：吳芮綺 Jui-Chi Wu 指導教授：吳重雨 Chung-Yu Wu"— Presentation transcript:

1 Eight-block division power_supply scheme control signal generator for the subretinal prosthesis
專 題 生：吳芮綺 Jui-Chi Wu 指導教授：吳重雨 Chung-Yu Wu Institute of Electronics and Department of Electronics Engineering National Chiao Tung University Hsinchu, TAIWAN

2 Architecture & Circuitry
Pulse Generator 01 01 Frequency Divider D-Flip Flop 電路

3 Pulse Generator Simulation result
◆ 5-stage ring oscillator ◆ W/L=10um/1um m=10 ◆ 5-stage ring oscillator ◆ W/L=0.18um/1um m=1 ◆ 7-stage ring oscillator ◆ W/L=0.18um/1um m=1 都是掛8n的電流源

4 Frequency Divider Simulation Result

5 Architecture of Solar Cell
電路

6 Loading capacitance simulatuon
• Ideal Vdd=0.5v • C=10p • Ideal Vdd=0.5v • C=100p

Download ppt "專 題 生：吳芮綺 Jui-Chi Wu 指導教授：吳重雨 Chung-Yu Wu"

Similar presentations

ITRS IRC/ITWG Winter Workshop and Conference-2006 ITRS ITWG/IRC Meetings –Date : 2006/12/4 (Mon) ITRS Conference –Date : 2006/12/5 (Tue) Venue : The Ambassador.

ITRS IRC/ITWG Winter Workshop and Conference-2006 ITRS ITWG/IRC Meetings –Date : 2006/12/4 (Mon) ITRS Conference –Date : 2006/12/5 (Tue) Venue : The Ambassador.
Digital Logic Chapter 5 Presented by Prof Tim Johnson

Digital Logic Chapter 5 Presented by Prof Tim Johnson
A Modified Rijndael Algorithm and it’s Implementation on FPGA

A Modified Rijndael Algorithm and it’s Implementation on FPGA
TOUCH ME NOT TOUCH ACTIVATED SWITCH Sharon Abraham 311.

TOUCH ME NOT TOUCH ACTIVATED SWITCH Sharon Abraham 311.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 11: Logical Effort (1/2) Prof. Sherief Reda Division of Engineering, Brown.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 11: Logical Effort (1/2) Prof. Sherief Reda Division of Engineering, Brown.
ECE 442 Power Electronics1 Series Resonant Inverter with Bidirectional Switch.

ECE 442 Power Electronics1 Series Resonant Inverter with Bidirectional Switch.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Wed, Oct 29 Functional Layout Secure Electronic.

E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Wed, Oct 29 Functional Layout Secure Electronic.
Eight Tasks in PBL Henry Chung and Eric Wong Department of Electronic Engineering.

Eight Tasks in PBL Henry Chung and Eric Wong Department of Electronic Engineering.
1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.

1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.
Integration of Cellular and Ad Hoc concepts RVS Seminar SS02 Marc Danzeisen 1.5.2002 (motivation and brainstorming) (motivation and brainstorming)

Integration of Cellular and Ad Hoc concepts RVS Seminar SS02 Marc Danzeisen (motivation and brainstorming) (motivation and brainstorming)
C.S. Choy1 SEQUENTIAL LOGIC A circuit’s output depends on its previous state (condition) in addition to its current inputs The state of the circuit is.

C.S. Choy1 SEQUENTIAL LOGIC A circuit’s output depends on its previous state (condition) in addition to its current inputs The state of the circuit is.
Lab 5 :JK Flip Flop and Counter Fundamentals:

Lab 5 :JK Flip Flop and Counter Fundamentals:
“Electrical Engineering focuses on the fundamental aspects of the discipline such as network analysis, electronics, electronic system design, signal processing,

“Electrical Engineering focuses on the fundamental aspects of the discipline such as network analysis, electronics, electronic system design, signal processing,
Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.

Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.
Institute of Electronics, National Chiao Tung University VLSI Signal Processing Lab A 242mW, 10mm2 H.264/AVC High Profile Encoder H.264 High Profile Encoder.

Institute of Electronics, National Chiao Tung University VLSI Signal Processing Lab A 242mW, 10mm2 H.264/AVC High Profile Encoder H.264 High Profile Encoder.
Second-Order Circuits

Second-Order Circuits
Seyed Mohamad Alavi, Chi Zhou, Yu Cheng Department of Electrical and Computer Engineering Illinois Institute of Technology, Chicago, IL, USA ICC 2009.

Seyed Mohamad Alavi, Chi Zhou, Yu Cheng Department of Electrical and Computer Engineering Illinois Institute of Technology, Chicago, IL, USA ICC 2009.
First-Order Circuits Part II Instructor: Chia-Ming Tsai Electronics Engineering National Chiao Tung University Hsinchu, Taiwan, R.O.C.

First-Order Circuits Part II Instructor: Chia-Ming Tsai Electronics Engineering National Chiao Tung University Hsinchu, Taiwan, R.O.C.
Capacitors and Inductors Instructor: Chia-Ming Tsai Electronics Engineering National Chiao Tung University Hsinchu, Taiwan, R.O.C.

Capacitors and Inductors Instructor: Chia-Ming Tsai Electronics Engineering National Chiao Tung University Hsinchu, Taiwan, R.O.C.
Operational Amplifiers Instructor: Chia-Ming Tsai Electronics Engineering National Chiao Tung University Hsinchu, Taiwan, R.O.C.

Operational Amplifiers Instructor: Chia-Ming Tsai Electronics Engineering National Chiao Tung University Hsinchu, Taiwan, R.O.C.

Similar presentations

Ads by Google