Presentation is loading. Please wait.

Presentation is loading. Please wait.

L11 – State Machine Analysis

Published byRosanna Daniels Modified over 5 years ago

Similar presentations

Presentation on theme: "L11 – State Machine Analysis"— Presentation transcript:

1 L11 – State Machine Analysis

2 Copyright 2012 - Joanne DeGroat, ECE, OSU
Topics Covered Material is that on a typical Fundamentals of Engineering Exam 9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

3 Example analysis problem
9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

4 Copyright 2012 - Joanne DeGroat, ECE, OSU
Timing Analysis 9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

5 Copyright 2012 - Joanne DeGroat, ECE, OSU
Analysis 9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

6 Minimum Clock Frequency
Is there a minimum frequency? 9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

7 Copyright 2012 - Joanne DeGroat, ECE, OSU
Valid States? 9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

8 Copyright 2012 - Joanne DeGroat, ECE, OSU
Next state logic 9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

9 Using the State diagram
9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

10 Copyright 2012 - Joanne DeGroat, ECE, OSU
Clock Skew What is clock skew? Skew is the time difference between rising edges 9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

11 Copyright 2012 - Joanne DeGroat, ECE, OSU
More analysis 9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

12 Copyright 2012 - Joanne DeGroat, ECE, OSU
analysis If any of the inputs are high Y will be high. For Y toBe low all the input need to be low. So theCombination needs to be 101 or C. 9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

13 Copyright 2012 - Joanne DeGroat, ECE, OSU
Another Example 9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

14 Copyright 2012 - Joanne DeGroat, ECE, OSU
Timing analysis 9/2/2012 – ECE 3561 Lect 10 Copyright Joanne DeGroat, ECE, OSU

Download ppt "L11 – State Machine Analysis"

Similar presentations

L15 – Specification of State Machines

L15 – Specification of State Machines
L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.
L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.

L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
STATE DIAGRAM AND STATE TABLES

STATE DIAGRAM AND STATE TABLES
L7 – Derivation of State Graphs and Tables – Moore Machines.

L7 – Derivation of State Graphs and Tables – Moore Machines.
9/15/09 - L20 Flip FlopsCopyright 2009 - Joanne DeGroat, ECE, OSU1 Flip Flops Not a gymnastic movement.

9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU1 Flip Flops Not a gymnastic movement.
9/15/09 - L14 Functional BlocksCopyright 2009 - Joanne DeGroat, ECE, OSU1 Combinational Functional Blocks & Rudimentary Logic functions.

9/15/09 - L14 Functional BlocksCopyright Joanne DeGroat, ECE, OSU1 Combinational Functional Blocks & Rudimentary Logic functions.
9/15/09 - L22 Sequential Circuit Design Copyright 2009 - Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.

9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
9/15/09 - L25 Registers & Load Enable Copyright 2009 - Joanne DeGroat, ECE, OSU1 Registers & Load Enable.

9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
9/15/09 - L15 Decoders, Multiplexers Copyright 2009 - Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
L5 – Sequential Circuit Design

L5 – Sequential Circuit Design
9/15/09 - L7 Two Level Circuit Optimization Copyright 2009 - Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.

9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.
9/15/09 - L27 CountersCopyright 2009 - Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.

9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.
L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.

L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.
L10 – State Machine Design Topics. States Machine Design  Other topics on state machine design Equivalent sequential machines Incompletely specified.

L10 – State Machine Design Topics. States Machine Design  Other topics on state machine design Equivalent sequential machines Incompletely specified.
1/8/2007 - L20 Project Step 8 - Data Path Copyright 2006 - Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.

1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.
9/15/09 - L15 Decoders, Multiplexers Copyright 2009 - Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
10/17/11 - L7a The Problem Statement Copyright 2009 - Joanne DeGroat, ECE, OSU1 The problem statement.

10/17/11 - L7a The Problem Statement Copyright Joanne DeGroat, ECE, OSU1 The problem statement.
L6 – Derivation of State Graphs and Tables. State Graphs and Tables  Problem Statement translation To State Graphs To State Tables  Ref: text : Unit.

L6 – Derivation of State Graphs and Tables. State Graphs and Tables  Problem Statement translation To State Graphs To State Tables  Ref: text : Unit.
1/8/2007 - L23 Project Step 9 - Sequential Machine Copyright 2006 - Joanne DeGroat, ECE, OSU1 Project Step 9 Beyond the ALU and Datapath. Sequential Machine.

1/8/ L23 Project Step 9 - Sequential Machine Copyright Joanne DeGroat, ECE, OSU1 Project Step 9 Beyond the ALU and Datapath. Sequential Machine.

Similar presentations

Ads by Google