Presentation is loading. Please wait.

Presentation is loading. Please wait.

XC9500 Architectural Features

Published byAnnis Clark Modified over 5 years ago

Similar presentations

Presentation on theme: "XC9500 Architectural Features"— Presentation transcript:

1 XC9500 Architectural Features
Predictable, all pins fast, PAL-like architecture FastCONNECT switch matrix provides 100% routing with 100% device utilization Flexible function block 36 inputs with 18 outputs Product term expansion with up to 90 product terms per macrocell Global and product term clocks Global and product term output enables Global and product term set/reset signals 6 2

2 Programming Controller I/O - Global Tri-States
XC9500 Architecture 3 JTAG Controller In-System Programming Controller JTAG Port Function Block 1 I/O I/O Function Block 2 I/O I/O Blocks FastCONNECT Switch Matrix I/O I/O - Global Clocks Function Block 3 3 I/O - Global Set/Reset 1 Function Block n I/O - Global Tri-States 2 or 4 5 1

3 XC9500 Function Block Flexible “36V18” PAL Blocks 4

4 FastCONNECTTM Switch Matrix
100% routable, high-speed connections 5

5 XC9500 Macrocell Powerful, flexible macrocell logic: 1 to 90 p-terms
Individual p-term or global signals for clock, OE, set, reset 6

6 XC9500 P-Term Allocation Example #1
7

7 Complex P-Term Allocation Example #2
8

8 XC9500 P-Term Allocator Logic
Flexible, bi-directional cascade / bypass capability 9

9 XC9500 Clock, Set/Reset Capability
11

10 XC9500 OE Capability 12

11 XC9500 Power-Up Characteristics
3.8 V (Typ) 0 V No Power Quiescent State User Operation VCCINT Initialization of User Registers Well-behaved quiescent characteristics: JTAG, I/O pins, internal operation disabled 10 kohm pull-up resistors activated on each user I/O pin 13

Download ppt "XC9500 Architectural Features"

Similar presentations

Lecture 15 Finite State Machine Implementation

Lecture 15 Finite State Machine Implementation
PROGRAMMABLE PERIPHERAL INTERFACE -8255

PROGRAMMABLE PERIPHERAL INTERFACE -8255
Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.

TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Programmable Logic Devices

Programmable Logic Devices
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.

Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.

PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.
Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.1.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
The Xilinx 95108 CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.

The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.
Programmable Logic Devices by Abdulqadir Alaqeeli 1/27/98.

Programmable Logic Devices by Abdulqadir Alaqeeli 1/27/98.
Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.

Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.
Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming.

Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming.
FPGAs and VHDL Lecture L13.1 Sections 13.1 – 13.3.

FPGAs and VHDL Lecture L13.1 Sections 13.1 – 13.3.
Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.

Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.
1. 2 FPGAs Historically, FPGA architectures and companies began around the same time as CPLDs FPGAs are closer to “programmable ASICs” -- large emphasis.

1. 2 FPGAs Historically, FPGA architectures and companies began around the same time as CPLDs FPGAs are closer to “programmable ASICs” -- large emphasis.
Adv. Digital Circuit Design

Adv. Digital Circuit Design
Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.

Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
CSET 4650 Field Programmable Logic Devices Dan Solarek Introduction to CPLDs Complex Programmable Logic Devices.

CSET 4650 Field Programmable Logic Devices Dan Solarek Introduction to CPLDs Complex Programmable Logic Devices.

Similar presentations

Ads by Google