Presentation is loading. Please wait.

Presentation is loading. Please wait.

Common-Gate (Base) Amplifier and Cascode Circuits

Published byBrayan Wickham Modified over 10 years ago

Similar presentations

Presentation on theme: "Common-Gate (Base) Amplifier and Cascode Circuits"— Presentation transcript:

1 Common-Gate (Base) Amplifier and Cascode Circuits
Dr. Paul Hasler

2 Common Gate: Resistive Load
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Vout Vout Vb Vb Vin Vin

3 Common G: Resistive Load

4 Common Gate: Resistive Load
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Vout Vout Vb Vb Vin Vin

5 Common Gate: Resistive Load
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Vout Vout Vb Vb Vin Vin What is the bias current? Iref = (1V) / R1

6 Common Gate: Resistive Load
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Vb Vb Vin Vin

7 Common Gate: Resistive Load
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Vb Vb Vin Vin BJT / Subthreshold VT

8 Common Gate: Resistive Load
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Vb Vb Vin Vin BJT / Subthreshold VT (1V) / R1 = Ico eVb-Vin/UT Vin = Vb - UT ln ( (1V) / R1 Ico )

9 Common Gate: Resistive Load
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Vb Vb Vin Vin BJT / Subthreshold VT Above Threshold (Vd > Vg - VT ) (1V) / R1 = Ico eVb-Vin/UT Vin = Vb - UT ln ( (1V) / R1 Ico )

10 Common Gate: Resistive Load
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Vb Vb Vin Vin BJT / Subthreshold VT Above Threshold (Vd > Vg - VT ) (1V) / R1 = Ico eVb-Vin/UT (1V) / R1 = (K/2) (Vb - Vin - VT )2 Vin = Vb - UT ln ( (1V) / R1 Ico ) Vin = Vb - VT - sqrt((2V)/(K R1))

11 Common Gate: Small-Signal
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Have Input Bias Vb Vb Vin Vin BJT / Subthreshold VT

12 Common Gate: Small-Signal
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Have Input Bias Vb Vb Vin Vin BJT / Subthreshold VT gm = I / UT = (1V) / (R1 UT)

13 Common Gate: Small-Signal
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Have Input Bias Vb Vb Vin Vin BJT / Subthreshold VT Above Threshold (Vd > Vg - VT ) gm = I / UT = (1V) / (R1 UT)

14 Common Gate: Small-Signal
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Have Input Bias Vb Vb Vin Vin BJT / Subthreshold VT Above Threshold (Vd > Vg - VT ) gm = 2I /(Vb - Vin -VT) = (2V) / (R1 (Vb - Vin -VT) ) gm = I / UT = (1V) / (R1 UT)

15 Common Gate: Small-Signal
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Have Input Bias Vb Vb gm = (1V) / (R1 UT) or Vin Vin gm = (2V) / (R1(Vb- Vin-VT) ) Vout GND + V - R1 rp gmV Vin GND

16 Common Gate: Small-Signal
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Have Input Bias Vb Vb gm = (1V) / (R1 UT) or Vin Vin gm = (2V) / (R1(Vb- Vin-VT) ) Vout Gain = gm R1 GND + V - R1 rp gmV Vin GND

17 Common Gate: Small-Signal
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Have Input Bias Vb Vb gm = (1V) / (R1 UT) or Vin Vin gm = (2V) / (R1(Vb- Vin-VT) ) Vout Gain = gm R1 GND + V - R1 rp Gain = (1V) / UT gmV or Vin GND Gain = (2V) / (Vb- Vin-VT)

18 Common Gate: Small-Signal
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Have Input Bias Vb Vb gm = (1V) / (R1 UT) or Vin Vin gm = (2V) / (R1(Vb- Vin-VT) ) Vout Gain = (1V) / UT or Gain = (2V) / (Vb- Vin-VT) GND + V - R1 rp gmV Vin GND

19 Common Gate: Small-Signal
Vdd Vdd Output Voltage Bias = 4.0V R1 R1 Iref = (1V) / R1 Vout Vout Have Input Bias Vb Vb gm = (1V) / (R1 UT) or Vin Vin gm = (2V) / (R1(Vb- Vin-VT) ) Vout Gain = (1V) / UT or Gain = (2V) / (Vb- Vin-VT) GND + V - R1 rp gmV Vin Output Resistance = R1 GND

20 Cascode Circuits Use a common-gate/base transistor to:
1. Improve the output resistance of another transistor. 2. Reduce the Gate-to-Drain capacitance effect of another transistor.

21 Cascode Circuits Use a common-gate/base transistor to:
1. Improve the output resistance of another transistor. 2. Reduce the Gate-to-Drain capacitance effect of another transistor. Input resistance of common-gate is low Source is nearly fixed if connected to the drain of a transistor

22 Cascode Circuits Use a common-gate/base transistor to:
1. Improve the output resistance of another transistor. 2. Reduce the Gate-to-Drain capacitance effect of another transistor. Vdrain Vb GND V1 Vgate Input resistance of common-gate is low Source is nearly fixed if connected to the drain of a transistor

23 Cascode Circuits Vdrain Vbias V1 Vgate GND

24 Cascode Circuits Idrain = Io e (kVbias -V1 )/UT eVdrain /VA
Vgate GND Idrain = Io e (kVbias -V1 )/UT eVdrain /VA = Io e kVgate/UT eV1 /VA

25 Cascode Circuits Idrain = Io e (kVbias -V1 )/UT eVdrain /VA
Vgate GND Idrain = Io e (kVbias -V1 )/UT eVdrain /VA = Io e kVgate/UT eV1 /VA V1 ~ kVbias - kVgate + (UT/VA) Vdrain

26 Cascode Circuits Idrain = Io e (kVbias -V1 )/UT eVdrain /VA
Vgate GND Idrain = Io e (kVbias -V1 )/UT eVdrain /VA = Io e kVgate/UT eV1 /VA V1 ~ kVbias - kVgate + (UT/VA) Vdrain Drain is fixed Fixes the voltage at V1 or isolates V1 from the output

27 Cascode Circuits Vdrain Vbias V1 Vgate GND Idrain = Io e kVgate/UT e kVbias /VA eVdrain / (Av VA ) Idrain = Io e (kVbias -V1 )/UT eVdrain /VA = Io e kVgate/UT eV1 /VA V1 ~ kVbias - kVgate + (UT/VA) Vdrain Drain is fixed Fixes the voltage at V1 or isolates V1 from the output

28 Cascode Circuits Vdrain Vdrain Vbias Vgate GND V1 Vgate GND Idrain = Io e kVgate/UT e kVbias /VA eVdrain / (Av VA ) Idrain = Io e (kVbias -V1 )/UT eVdrain /VA = Io e kVgate/UT eV1 /VA V1 ~ kVbias - kVgate + (UT/VA) Vdrain Drain is fixed Fixes the voltage at V1 or isolates V1 from the output

29 BJT - CMOS Cascode Circuits
Preserve High-gm/I

30 Summary Large signal model of Common-Gate (Base) Amplifier
Small signal model of Common-Gate (Base) Amplifier Cascode Circuits --- makes a node insensitive to voltage changes

Download ppt "Common-Gate (Base) Amplifier and Cascode Circuits"

Similar presentations

Chapter 5: BJT AC Analysis. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Electronic Devices and.

Chapter 5: BJT AC Analysis. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices and.
MULTISTAGE AMPLIFIERS

MULTISTAGE AMPLIFIERS
Physical structure of a n-channel device:

Physical structure of a n-channel device:
Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.

Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.
Elettronica T A.A. 2010-2011 Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers

Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers
Cascode Stage. OUTLINE Review of BJT Amplifiers Cascode Stage Reading: Chapter 9.1.

Cascode Stage. OUTLINE Review of BJT Amplifiers Cascode Stage Reading: Chapter 9.1.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 17 Lecture 17: Common Source/Gate/Drain Amplifiers Prof. Niknejad.

Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 17 Lecture 17: Common Source/Gate/Drain Amplifiers Prof. Niknejad.
7.2 The Basic Gain Cell 7.3 The Cascode Amplifier

7.2 The Basic Gain Cell 7.3 The Cascode Amplifier
Common-Base vs. Common-Emitter

Common-Base vs. Common-Emitter
Fig. 7.1 Bode plot for the typical magnitude term. The curve shown applies for the case of a zero. For a pole, the high-frequency asymptote should be drawn.

Fig. 7.1 Bode plot for the typical magnitude term. The curve shown applies for the case of a zero. For a pole, the high-frequency asymptote should be drawn.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 21 Lecture 21: Voltage/Current Buffer Freq Response Prof. Niknejad.

Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 21 Lecture 21: Voltage/Current Buffer Freq Response Prof. Niknejad.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 22 Lecture 22: Multistage Amps Prof. Niknejad.

Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 22 Lecture 22: Multistage Amps Prof. Niknejad.
Chapter 2 Small-Signal Amplifiers

Chapter 2 Small-Signal Amplifiers
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 18 Lecture 18: Bipolar Single Stage Amplifiers Prof. Niknejad.

Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 18 Lecture 18: Bipolar Single Stage Amplifiers Prof. Niknejad.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 21: Differential Circuits and Sense Amplifiers Prof. Sherief Reda Division.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 21: Differential Circuits and Sense Amplifiers Prof. Sherief Reda Division.
Basic Analog Design Giovanni Anelli 15 March 2005 Part I

Basic Analog Design Giovanni Anelli 15 March 2005 Part I
Fig. 6.2 Different modes of operation of the differential pair: (a) The differential pair with a common-mode input signal vCM. (b) The differential.

Fig. 6.2 Different modes of operation of the differential pair: (a) The differential pair with a common-mode input signal vCM. (b) The differential.
Chapter 16 CMOS Amplifiers

Chapter 16 CMOS Amplifiers
Voltage or Current References Requirements of a Reference Circuit: Should be independent of power supply Should be independent of temperature Should be.

Voltage or Current References Requirements of a Reference Circuit: Should be independent of power supply Should be independent of temperature Should be.

Similar presentations

Ads by Google