Presentation is loading. Please wait.

Presentation is loading. Please wait.

Reduction in synchronisation in bundled data systems

Published byMiklós Illés Modified over 5 years ago

Similar presentations

Presentation on theme: "Reduction in synchronisation in bundled data systems"— Presentation transcript:

1 Reduction in synchronisation in bundled data systems
Charlie Brej APT Group Manchester University 18/05/2019 ToBaCo '04

2 Outline Asynchronous Circuits Early Output Counterflow Networks
Anti-Tokens Conclusions 18/05/2019 ToBaCo '04

3 Asynchronous Latch Ri Ro Latch Ai Ao Req Ack 18/05/2019 ToBaCo '04

4 Asynchronous Pipeline
18/05/2019 ToBaCo '04

5 Pipeline merging 18/05/2019 ToBaCo '04

6 Pipeline merging C 18/05/2019 ToBaCo '04

7 Pipeline merging C 1 18/05/2019 ToBaCo '04

8 Early Output cases Average:80% 18/05/2019 ToBaCo '04

9 Early Output Go! ? 18/05/2019 ToBaCo '04

10 Guarding Problem: Inputs Acknowledge before ready Solution:
Late Unnecessary Acknowledge before ready Solution: Validity signal (Vo) Ri Ro Vo Latch Ao Ai 18/05/2019 ToBaCo '04

11 Early Output with Guarding
Go! C 1 18/05/2019 ToBaCo '04

12 Counterflow Networks Nodes fire when a threshold of neighbors have fired No Inputs/Outputs, just Links Neural network like operation 18/05/2019 ToBaCo '04

13 Counterflow Networks 18/05/2019 ToBaCo '04

14 Counterflow Networks 18/05/2019 ToBaCo '04

15 Counterflow Networks 18/05/2019 ToBaCo '04

16 Counterflow Networks 18/05/2019 ToBaCo '04

17 Anti-Tokens Reproduce the counterflow network behavior in the single-rail system. Inputs allow early acknowledgements Output latches can acknowledge early Propagate early acknowledgements 18/05/2019 ToBaCo '04

18 Anti-Token Generation
Go! C A 18/05/2019 ToBaCo '04

19 Anti-Token Propagation
Go! A A C A 18/05/2019 ToBaCo '04

20 Token Pass T T T 18/05/2019 ToBaCo '04

21 Anti-Token Pass A A A 18/05/2019 ToBaCo '04

22 Token Anti-Token collision
? A 18/05/2019 ToBaCo '04

23 Token Anti-Token collision 2
18/05/2019 ToBaCo '04

24 Dual-Purpose Signals Arbiter free Req: Ack: Token Request
Acknowledge Anti-Token Ack: Request Anti-Token Acknowledge Token Req Ack 18/05/2019 ToBaCo '04

25 Standard 18/05/2019 ToBaCo '04

26 Standard 18/05/2019 ToBaCo '04

27 Early Output 18/05/2019 ToBaCo '04

28 Anti-Tokens 18/05/2019 ToBaCo '04

29 Anti-Tokens 18/05/2019 ToBaCo '04

30 Conclusions Early output easy on most blocks Counterflow
Multiplexers Bit-level pipelining Counterflow no arbitration Increased performance Mixed use of techniques Fewer synchronisations 18/05/2019 ToBaCo '04

Download ppt "Reduction in synchronisation in bundled data systems"

Similar presentations

Mihai Budiu Microsoft Research – Silicon Valley joint work with Girish Venkataramani, Tiberiu Chelcea, Seth Copen Goldstein Carnegie Mellon University.

Mihai Budiu Microsoft Research – Silicon Valley joint work with Girish Venkataramani, Tiberiu Chelcea, Seth Copen Goldstein Carnegie Mellon University.
Self-Timed Logic Timing complexity growing in digital design -Wiring delays can dominate timing analysis (increasing interdependence between logical and.

Self-Timed Logic Timing complexity growing in digital design -Wiring delays can dominate timing analysis (increasing interdependence between logical and.
Andrey Mokhov, Victor Khomenko Danil Sokolov, Alex Yakovlev Dual-Rail Control Logic for Enhanced Circuit Robustness.

Andrey Mokhov, Victor Khomenko Danil Sokolov, Alex Yakovlev Dual-Rail Control Logic for Enhanced Circuit Robustness.
Reading1: An Introduction to Asynchronous Circuit Design Al Davis Steve Nowick University of Utah Columbia University.

Reading1: An Introduction to Asynchronous Circuit Design Al Davis Steve Nowick University of Utah Columbia University.
n-bit comparator using 1-bit comparator

n-bit comparator using 1-bit comparator
1 Agenda TMA2 Feedback TMA3 T821 Bock 2. 2 Packet Switching.

1 Agenda TMA2 Feedback TMA3 T821 Bock 2. 2 Packet Switching.
06/05/08 Biscotti: a Framework for Token-Flow based Asynchronous Systems Charlie Brej.

06/05/08 Biscotti: a Framework for Token-Flow based Asynchronous Systems Charlie Brej.
Fault-Tolerant Delay-Insensitive Inter-Chip Communication Yebin Shi Apt Group The University of Manchester.

Fault-Tolerant Delay-Insensitive Inter-Chip Communication Yebin Shi Apt Group The University of Manchester.
Clockless Logic System-Level Specification and Synthesis Ack: Tiberiu Chelcea.

Clockless Logic System-Level Specification and Synthesis Ack: Tiberiu Chelcea.
Slide 1/20IWLS 2003, May 30Early Output Logic with Anti-Tokens Charlie Brej, Jim Garside APT Group Manchester University.

Slide 1/20IWLS 2003, May 30Early Output Logic with Anti-Tokens Charlie Brej, Jim Garside APT Group Manchester University.
P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 1 Training Electrical.

P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 1 Training Electrical.
Jordi Cortadella, Universitat Politecnica de Catalunya, Barcelona Mike Kishinevsky, Intel Corp., Strategic CAD Labs, Hillsboro.

Jordi Cortadella, Universitat Politecnica de Catalunya, Barcelona Mike Kishinevsky, Intel Corp., Strategic CAD Labs, Hillsboro.
1 ® Charles Dike Synchronization Ideas Charles E. Dike Intel Corporation.

1 ® Charles Dike Synchronization Ideas Charles E. Dike Intel Corporation.
© 2003-2009 Ran Ginosar048878 Lecture 3: Handshake Ckt Implementations 1 VLSI Architectures 048878 Lecture 3 S&F Ch. 5: Handshake Ckt Implementations.

© Ran Ginosar Lecture 3: Handshake Ckt Implementations 1 VLSI Architectures Lecture 3 S&F Ch. 5: Handshake Ckt Implementations.
1 Clockless Logic Montek Singh Thu, Jan 13, 2004.

1 Clockless Logic Montek Singh Thu, Jan 13, 2004.
1 Clockless Logic Montek Singh Tue, Mar 23, 2004.

1 Clockless Logic Montek Singh Tue, Mar 23, 2004.
4/28/05Vemula: ELEC72501 Enhanced Scan Based Flip-Flop for Delay Testing By Sudheer Vemula.

4/28/05Vemula: ELEC72501 Enhanced Scan Based Flip-Flop for Delay Testing By Sudheer Vemula.
ELEC 6200, Fall 07, Oct 24 Jiang: Async. Processor 1 Asynchronous Processor Design for ELEC 6200 by Wei Jiang.

ELEC 6200, Fall 07, Oct 24 Jiang: Async. Processor 1 Asynchronous Processor Design for ELEC 6200 by Wei Jiang.
Low Power Design for Wireless Sensor Networks Aki Happonen.

Low Power Design for Wireless Sensor Networks Aki Happonen.
COMP Clockless Logic and Silicon Compilers Lecture 3

COMP Clockless Logic and Silicon Compilers Lecture 3

Similar presentations

Ads by Google