Presentation is loading. Please wait.

Presentation is loading. Please wait.

A Quasi-Delay-Insensitive Method to Overcome Transistor Variation

Published by서우 방 Modified over 5 years ago

Similar presentations

Presentation on theme: "A Quasi-Delay-Insensitive Method to Overcome Transistor Variation"— Presentation transcript:

1 A Quasi-Delay-Insensitive Method to Overcome Transistor Variation
Charlie Brej APT Group University of Manchester 22/06/2019 VLSI 2005

2 Overview Synchronous Problems Asynchronous Logic Asynchronous Benefits
Why? How? Asynchronous Benefits Delay Insensitivity Early Output 22/06/2019 VLSI 2005

3 Problems: Communication
Communication horizon “For a 60 nanometer process a signal can reach only 5% of the die’s length in a clock cycle” [D. Matzke,1997] Clock distributed using wave pipelining 22/06/2019 VLSI 2005

4 Can’t keep ramping up the clock
Intel pulls the plug on 4GHz Pentium 4 AMD and Intel using PR based model numbers New ranges run at much slower clock rate Higher concentration on parallel execution Hyper-threading Multiple cores 22/06/2019 VLSI 2005

5 Problems: Performance
Unbalanced Stages Clock overheads Clock Skew/Jitter Transistor Variability Timing Assumption overheads Signal Integrity Cycle time Worst – Average case performance Real Computation 22/06/2019 VLSI 2005

6 Clock! What is it good for?
No arguing with the clock 9am - 5pm. No excuses! 22/06/2019 VLSI 2005

7 Bundled-Data When you finish, do the next task Flexitime
Request + Delay Acknowledge When you finish, do the next task Flexitime 22/06/2019 VLSI 2005

8 Transistor Variability
Remove the Clock Unbalanced Stages Clock overheads Clock Skew/Jitter Transistor Variability Timing Assumption overheads Signal Integrity Worst – Average case performance Cycle time Real Computation 22/06/2019 VLSI 2005

9 How do you know when you are finished?
Synchronous: Estimate Global timing reference Asynchronous (bundled-data) Local delay elements Asynchronous (delay-insensitive) When the data arrives Intrinsic 22/06/2019 VLSI 2005

10 Becoming Delay Insensitive
Dual-Rail Two wires 00 – NULL 01 – Zero 10 – One (11 – Not used) Four Phase handshake Return to zero R0 R1 Ack 22/06/2019 VLSI 2005

11 Delay Insensitivity No assumptions on speed of wires or gates
Environmental effects Heat Voltage supply Manufacturing defects Thin Film Transistor Next generation process sizes 22/06/2019 VLSI 2005

12 Early Output Logic Dual-Rail interfaces
Output generated as early as possible Two Early output cases If either input is ‘0’ then the output is ‘0’ 22/06/2019 VLSI 2005

13 Bit level pipelining Forward completed parts of the result Pace work
Don’t stall parts unless you have to 22/06/2019 VLSI 2005

14 Bit level pipelining Forward completed parts of the result Pace work
Don’t stall parts unless you have to 22/06/2019 VLSI 2005

15 Early Output cases 22/06/2019 VLSI 2005

16 Paper contribution With missing inputs still generates results
Isolates late inputs Allows next data phase 22/06/2019 VLSI 2005

17 Remove Unnecessary computation
Unbalanced Stages Clock overheads Clock Skew/Jitter Transistor Variability Timing Assumption overheads Signal Integrity Worst – Average case performance Unnecessary Computation/Delays Real Computation Cycle time 22/06/2019 VLSI 2005

18 Summary Asynchronous Delay Insensitive Average case performance
Safe No timing assumptions Average case performance Remove unnecessary computation 22/06/2019 VLSI 2005

Download ppt "A Quasi-Delay-Insensitive Method to Overcome Transistor Variation"

Similar presentations

Self-Timed Logic Timing complexity growing in digital design -Wiring delays can dominate timing analysis (increasing interdependence between logical and.

Self-Timed Logic Timing complexity growing in digital design -Wiring delays can dominate timing analysis (increasing interdependence between logical and.
ASYNC07 High Rate Wave-pipelined Asynchronous On-chip Bit-serial Data Link R. Dobkin, T. Liran, Y. Perelman, A. Kolodny, R. Ginosar Technion – Israel Institute.

ASYNC07 High Rate Wave-pipelined Asynchronous On-chip Bit-serial Data Link R. Dobkin, T. Liran, Y. Perelman, A. Kolodny, R. Ginosar Technion – Israel Institute.
Reading1: An Introduction to Asynchronous Circuit Design Al Davis Steve Nowick University of Utah Columbia University.

Reading1: An Introduction to Asynchronous Circuit Design Al Davis Steve Nowick University of Utah Columbia University.
Fall 2006 1 EE 333 Lillevik 333f06-l20 University of Portland School of Engineering Computer Organization Lecture 20 Pipelining: “bucket brigade” MIPS.

Fall EE 333 Lillevik 333f06-l20 University of Portland School of Engineering Computer Organization Lecture 20 Pipelining: “bucket brigade” MIPS.
Introduction to CMOS VLSI Design Sequential Circuits.

Introduction to CMOS VLSI Design Sequential Circuits.
MICROELETTRONICA Sequential circuits Lection 7.

MICROELETTRONICA Sequential circuits Lection 7.
Lecture 11: Sequential Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 11: Sequential Circuits2 Outline  Sequencing  Sequencing Element Design.

Lecture 11: Sequential Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 11: Sequential Circuits2 Outline  Sequencing  Sequencing Element Design.
Slide 1/20IWLS 2003, May 30Early Output Logic with Anti-Tokens Charlie Brej, Jim Garside APT Group Manchester University.

Slide 1/20IWLS 2003, May 30Early Output Logic with Anti-Tokens Charlie Brej, Jim Garside APT Group Manchester University.
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.
Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.

Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.
Clock Design Adopted from David Harris of Harvey Mudd College.

Clock Design Adopted from David Harris of Harvey Mudd College.
A 16-Bit Kogge Stone PS-CMOS adder with Signal Completion Seng-Oon Toh, Daniel Huang, Jan Rabaey May 9, 2005 EE241 Final Project.

A 16-Bit Kogge Stone PS-CMOS adder with Signal Completion Seng-Oon Toh, Daniel Huang, Jan Rabaey May 9, 2005 EE241 Final Project.
Kevin Walsh CS 3410, Spring 2010 Computer Science Cornell University Performance See: P&H 1.4.

Kevin Walsh CS 3410, Spring 2010 Computer Science Cornell University Performance See: P&H 1.4.
1 The Information School of the University of Washington Nov 8fit100-19-review © 2006 University of Washington Midterm 2 Review INFO/CSE 100, Fall 2006.

1 The Information School of the University of Washington Nov 8fit review © 2006 University of Washington Midterm 2 Review INFO/CSE 100, Fall 2006.
ELEC 6200, Fall 07, Oct 24 Jiang: Async. Processor 1 Asynchronous Processor Design for ELEC 6200 by Wei Jiang.

ELEC 6200, Fall 07, Oct 24 Jiang: Async. Processor 1 Asynchronous Processor Design for ELEC 6200 by Wei Jiang.
Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.

Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.
Fall 2009 / Winter 2010 Ran Ginosar (www.ee.technion.ac.il/~ran)

Fall 2009 / Winter 2010 Ran Ginosar (
Lecture 11 MOUSETRAP: Ultra-High-Speed Transition-Signaling Asynchronous Pipelines.

Lecture 11 MOUSETRAP: Ultra-High-Speed Transition-Signaling Asynchronous Pipelines.
Multi-core processors. History In the early 1970’s the first Microprocessor was developed by Intel. It was a 4 bit machine that was named the 4004 The.

Multi-core processors. History In the early 1970’s the first Microprocessor was developed by Intel. It was a 4 bit machine that was named the 4004 The.
Low power CDN. SPEED Operate vdd at half rails Data should operate at full rails.

Low power CDN. SPEED Operate vdd at half rails Data should operate at full rails.

Similar presentations

Ads by Google