Download presentation
Presentation is loading. Please wait.
Published byПолина Садыкова Modified over 5 years ago
1
Copyright © 2013 Elsevier Inc. All rights reserved.
Chapter 2 Instruction Sets Copyright © 2013 Elsevier Inc. All rights reserved.
2
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.1 A von Neumann architecture computer. Copyright © 2013 Elsevier Inc. All rights reserved.
3
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.2 A Harvard architecture. Copyright © 2013 Elsevier Inc. All rights reserved.
4
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.3 An example of ARM assembly language. Copyright © 2013 Elsevier Inc. All rights reserved.
5
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.4 Format of an ARM data processing instruction. Copyright © 2013 Elsevier Inc. All rights reserved.
6
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.5 Data dependencies and order of instruction execution. Copyright © 2013 Elsevier Inc. All rights reserved.
7
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.6 Instructions without data dependencies. Copyright © 2013 Elsevier Inc. All rights reserved.
8
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.7 Byte organizations within an ARM word. Copyright © 2013 Elsevier Inc. All rights reserved.
9
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.8 A C fragment with data operations. Copyright © 2013 Elsevier Inc. All rights reserved.
10
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.9 The basic ARM programming model. Copyright © 2013 Elsevier Inc. All rights reserved.
11
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.10 ARM data instructions. Copyright © 2013 Elsevier Inc. All rights reserved.
12
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.11 ARM compare instructions. Copyright © 2013 Elsevier Inc. All rights reserved.
13
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.12 ARM move instructions. Copyright © 2013 Elsevier Inc. All rights reserved.
14
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.13 ARM load-store instructions and pseudo-operations. Copyright © 2013 Elsevier Inc. All rights reserved.
15
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.14 Register indirect addressing in the ARM. Copyright © 2013 Elsevier Inc. All rights reserved.
16
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.15 Computing an absolute address using the PC. Copyright © 2013 Elsevier Inc. All rights reserved.
17
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.16 Condition codes in ARM. Copyright © 2013 Elsevier Inc. All rights reserved.
18
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.17 Nested function calls and stacks. Copyright © 2013 Elsevier Inc. All rights reserved.
19
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.18 Instruction space for the PIC16F. Copyright © 2013 Elsevier Inc. All rights reserved.
20
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.19 Data instructions in the PIC16F. Copyright © 2013 Elsevier Inc. All rights reserved.
21
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.20 Flow of control instructions in the PIC16F. Copyright © 2013 Elsevier Inc. All rights reserved.
22
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.21 Registers in the TI C55x. Copyright © 2013 Elsevier Inc. All rights reserved.
23
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.22 Address spaces in the TMS320C55x. Copyright © 2013 Elsevier Inc. All rights reserved.
24
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.23 The C55x memory map. Copyright © 2013 Elsevier Inc. All rights reserved.
25
Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 2.24 C64x block diagram. Copyright © 2013 Elsevier Inc. All rights reserved.
26
Copyright © 2013 Elsevier Inc. All rights reserved.
UN Figure 2.1 Copyright © 2013 Elsevier Inc. All rights reserved.
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.