Presentation is loading. Please wait.

Presentation is loading. Please wait.

ECE 671 – Lecture 8 Network Adapters.

Published byCalvin Shepherd Modified over 5 years ago

Similar presentations

Presentation on theme: "ECE 671 – Lecture 8 Network Adapters."— Presentation transcript:

1 ECE 671 – Lecture 8 Network Adapters

2 Network adapters Use in network system or end-systems
Implements layer 2 processing ECE 671

3 Design challenges Throughput preservation Asynchronous operation
Needs to sustain link data rate Asynchronous operation Asynchronous packet arrival Variable packet size Interface to processor Avoid negative impact on processing performance ECE 671

4 Basic network adapter How does packet reception and processing work?

5 How to store a packet in memory?
What data structures are suitable for packet storage? ECE 671

6 Packet buffer Ring buffer: ECE 671

7 Packet buffer mbuf: ECE 671

8 Performance estimation
Consider each step: Task switch: tS Get address of free memory: tMM1 Set up DMA controller: tDMA Transfer packet over bus: N/D*tB Append packet to queue: tMM2 Time to next packet: tA ECE 671

9 Throughput performance
Simulation of baseline adapter: ECE 671

10 Memory management MMU uses specialized hardware to manage memory
Enqueue/dequeue operations Free lists Local memory maintain information about main memory MMU implements operations faster than software ECE 671

11 Throughput performance
Simulation of adapter with MMU: ECE 671

12 Local memory for processor
Processor is idle during data transfers Cannot access memory via bus Local memory for processor for parallel operation Pipelining of data transfers and processing ECE 671

13 Throughput performance
Simulation of adapter with MMU and local memory: ECE 671

14 Comparison Baseline MMU MMU & local memory ECE 671

15 Further improvements Other techniques to improve throughput
Intelligent DMA (no processor setup required) Multiprocessor configuration (parallel operation possible) Multiple MMUs ECE 671

16 Network adapters and OS
On end-system, protocol stack is implemented in OS Network adapter implements Layer 2 processing OS implements Layer 3-5/7 processing How is asynchronous packet arrival handled? ECE 671

17 TCP Segmentation Offload
TCP/IP Large Segment NIC Segmentation & Checksum Offload MTU-sized Ethernet Frames 17 Reduces load in OS by transferring processing to NIC Segmentation performed at sending NIC Re-assembly performed at receiving NIC ECE 671

18 TCP Segmentation Offload
Issues when lot’s of short packets

Download ppt "ECE 671 – Lecture 8 Network Adapters."

Similar presentations

IP Router Architectures. Outline Basic IP Router Functionalities IP Router Architectures.

IP Router Architectures. Outline Basic IP Router Functionalities IP Router Architectures.
Layer 3 Switching. Routers vs Layer 3 Switches Both forward on the basis of IP addresses But Layer 3 switches are faster and cheaper However, Layer 3.

Layer 3 Switching. Routers vs Layer 3 Switches Both forward on the basis of IP addresses But Layer 3 switches are faster and cheaper However, Layer 3.
ATM Asynchronous Transfer Mode. ATM Networks Use optical fibre similar to that used for FDDI networks ATM runs on network hardware called SONET ATM cells.

ATM Asynchronous Transfer Mode. ATM Networks Use optical fibre similar to that used for FDDI networks ATM runs on network hardware called SONET ATM cells.
CS 4700 / CS 5700 Network Fundamentals Lecture 7: Bridging (From Hub to Switch by Way of Tree) Revised 1/14/13.

CS 4700 / CS 5700 Network Fundamentals Lecture 7: Bridging (From Hub to Switch by Way of Tree) Revised 1/14/13.
Chapter 8 Hardware Conventional Computer Hardware Architecture.

Chapter 8 Hardware Conventional Computer Hardware Architecture.
ECE 526 – Network Processing Systems Design Software-based Protocol Processing Chapter 7: D. E. Comer.

ECE 526 – Network Processing Systems Design Software-based Protocol Processing Chapter 7: D. E. Comer.
VIA and Its Extension To TCP/IP Network Yingping Lu Based on Paper “Queue Pair IP, …” by Philip Buonadonna.

VIA and Its Extension To TCP/IP Network Yingping Lu Based on Paper “Queue Pair IP, …” by Philip Buonadonna.
A New Network Processor Architecture for High-speed Communication Xiaoning Nie; Gazsi, L.; Engel, F.; Fettweis, G. Signal Processing Systems, 1999. SiPS.

A New Network Processor Architecture for High-speed Communication Xiaoning Nie; Gazsi, L.; Engel, F.; Fettweis, G. Signal Processing Systems, SiPS.
Understanding Networks. Objectives Compare client and network operating systems Learn about local area network technologies, including Ethernet, Token.

Understanding Networks. Objectives Compare client and network operating systems Learn about local area network technologies, including Ethernet, Token.
Evaluating System Performance in Gigabit Networks King Fahd University of Petroleum and Minerals (KFUPM) INFORMATION AND COMPUTER SCIENCE DEPARTMENT Dr.

Evaluating System Performance in Gigabit Networks King Fahd University of Petroleum and Minerals (KFUPM) INFORMATION AND COMPUTER SCIENCE DEPARTMENT Dr.
Embedded Transport Acceleration Intel Xeon Processor as a Packet Processing Engine Abhishek Mitra Professor: Dr. Bhuyan.

Embedded Transport Acceleration Intel Xeon Processor as a Packet Processing Engine Abhishek Mitra Professor: Dr. Bhuyan.
Router Architectures An overview of router architectures.

Router Architectures An overview of router architectures.
CECS 474 Computer Network Interoperability Tracy Bradley Maples, Ph.D. Computer Engineering & Computer Science Cal ifornia State University, Long Beach.

CECS 474 Computer Network Interoperability Tracy Bradley Maples, Ph.D. Computer Engineering & Computer Science Cal ifornia State University, Long Beach.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.

System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Router Architectures An overview of router architectures.

Router Architectures An overview of router architectures.
Chapter 4 Queuing, Datagrams, and Addressing

Chapter 4 Queuing, Datagrams, and Addressing
Practical TDMA for Datacenter Ethernet

Practical TDMA for Datacenter Ethernet
What Can IP Do? Deliver datagrams to hosts – The IP address in a datagram header identify a host IP treats a computer as an endpoint of communication Best.

What Can IP Do? Deliver datagrams to hosts – The IP address in a datagram header identify a host IP treats a computer as an endpoint of communication Best.
1 Token Passing: IEEE802.5 standard  4 Mbps  maximum token holding time: 10 ms, limiting packet length  packet (token, data) format:  SD, ED mark start,

1 Token Passing: IEEE802.5 standard  4 Mbps  maximum token holding time: 10 ms, limiting packet length  packet (token, data) format:  SD, ED mark start,
Multiple Processor Systems. Multiprocessor Systems Continuous need for faster and powerful computers –shared memory model ( access nsec) –message passing.

Multiple Processor Systems. Multiprocessor Systems Continuous need for faster and powerful computers –shared memory model ( access nsec) –message passing.

Similar presentations

Ads by Google