Download presentation
Presentation is loading. Please wait.
Published byTeija Sanna-Kaisa Korhonen Modified over 5 years ago
1
Digital Circuits for Photon-Counting Pixel Detectors
Photon counting pixel with window discrimination Pixel array Department of Information Technology Electronics Group
2
All-digital window discriminator
Objective Design an efficient window discriminator with small circuit area that is modular and that does not rely on internal or external timing references Outline Problem description Design of the window discriminator Results Department of Information Technology Electronics Group
3
Department of Information Technology
Problem description count this event Department of Information Technology Electronics Group
4
Department of Information Technology
Design Capture the behavior of the clock generator (ADWD) The sequence of the input signal (LT,UT) will determine the clock signal (C) generation Identify the states of the ADWD Department of Information Technology Electronics Group
5
Department of Information Technology
Logic design (cont.) Logic synthesis - assume fundamental mode operation - use transition diagram Department of Information Technology Electronics Group
6
Department of Information Technology
Results ADWD module Area: 350 mm in a 0.6 mm CMOS process Speed minimum time between two consecutive pulses: 600 ps minimum resolution time for window size: 100 ps Department of Information Technology Electronics Group
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.