Presentation is loading. Please wait.

Presentation is loading. Please wait.

EN 2 8 7 U1 3 6 EN 2 8 7 U2 3 6 Pin 5 Pin 1 +3v3 100n RJ45 2121 XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, 23-08-2010 DS90LV001 1k +3v3 100R.

Published byTatyana Petts Modified over 10 years ago

Similar presentations

Presentation on theme: "EN 2 8 7 U1 3 6 EN 2 8 7 U2 3 6 Pin 5 Pin 1 +3v3 100n RJ45 2121 XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, 23-08-2010 DS90LV001 1k +3v3 100R."— Presentation transcript:

1 EN 2 8 7 U1 3 6 EN 2 8 7 U2 3 6 Pin 5 Pin 1 +3v3 100n RJ45 2121 XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, 23-08-2010 DS90LV001 1k +3v3 100R DS90LV001 1k 100R DS90LV001 1k 100R EN 2 8 7 U3 3 6 5454 8787 In-C- In-C+ In-B- In-B+ In-A- In-A+ 3x 100n 6363 CAT.5/.6 STP cable DIFF. LVDS OUTPUTS J1 In-D- In-D+

2 DS90LV001 4k7 100R 2k2 100R 4k7 OUT-A+ OUT-A- DS90LV001 100pF EN 2 8 7 U4 3 6 EN 2 8 7 U5 3 6 1k +3v3 Pin 5 1 2x 100n RJ45 2121 XFEL C-C Test Daughter Card-A, Schem-2 : INPUT-A MP-UCL, 23-08-2010 CAT.5/.6 STP cable DIFF. LVDS INPUTS 100pF 2x 15pF 56k 100nF J2/A

3 DS90LV001 4k7 100R 2k2 100R 4k7 OUT-B+ OUT-B- DS90LV001 100pF EN 2 8 7 U6 3 6 EN 2 8 7 U7 3 6 1k +3v3 Pin 5 1 2x 100n RJ45 5454 XFEL C-C Test Daughter Card-A, Schem-3 : INPUT-B MP-UCL, 23-08-2010 CAT.5/.6 STP cable DIFF. LVDS INPUTS 100pF 2x 15pF 56k 100nF J2/B

4 DS90LV001 4k7 100R 2k2 100R 4k7 OUT-C+ OUT-C- DS90LV001 100pF EN 2 8 7 U8 3 6 EN 2 8 7 U9 3 6 1k +3v3 Pin 5 1 2x 100n RJ45 8787 XFEL C-C Test Daughter Card-A, Schem-4 : INPUT-C MP-UCL, 23-08-2010 CAT.5/.6 STP cable DIFF. LVDS INPUTS 100pF 2x 15pF 56k 100nF J2/C

5 100R OUT-D+ OUT-D- DS90LV001 EN 2 8 7 U10 3 6 1k +3v3 Pin 5 1 +3v3 100n RJ45 6363 XFEL C-C Test Daughter Card-A, Schem-5 : INPUT-D MP-UCL, 23-08-2010 CAT.5/.6 STP cable DIFF. LVDS INPUTS 100nF J2/D

Download ppt "EN 2 8 7 U1 3 6 EN 2 8 7 U2 3 6 Pin 5 Pin 1 +3v3 100n RJ45 2121 XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, 23-08-2010 DS90LV001 1k +3v3 100R."

Similar presentations

ICDR 2006 Implantable Biomimetic Microelectronics as Neural Prostheses for Lost Cognitive Function Theodore W. Berger, Ph.D. David Packard Professor of.

ICDR 2006 Implantable Biomimetic Microelectronics as Neural Prostheses for Lost Cognitive Function Theodore W. Berger, Ph.D. David Packard Professor of.
Simulation Examples in EXCEL Montana Going Green 2010.

Simulation Examples in EXCEL Montana Going Green 2010.
AgVantage Softwares Most Commonly Used Queries Lab - Part 1 Presented by: Mike Smark AgVantage National Conference 2010 Presented by: Mike Smark AgVantage.

AgVantage Softwares Most Commonly Used Queries Lab - Part 1 Presented by: Mike Smark AgVantage National Conference 2010 Presented by: Mike Smark AgVantage.
Long Duration Balloon flight from polar regions (Peterzen et al. ESA Symposium 2003 ESA-SP530 – St. Gallen) Workshop ASI sulle Tecnologie ElettroOttiche.

Long Duration Balloon flight from polar regions (Peterzen et al. ESA Symposium 2003 ESA-SP530 – St. Gallen) Workshop ASI sulle Tecnologie ElettroOttiche.
Tecnologia dei Servizi Grid e cloud computing - Lezione 002a 0 Lezione 2a - 14 ottobre 2009 Il materiale didattico usato in questo corso è stato mutuato.

Tecnologia dei Servizi Grid e cloud computing - Lezione 002a 0 Lezione 2a - 14 ottobre 2009 Il materiale didattico usato in questo corso è stato mutuato.
Formal Knowledge Representation and Automated Reasoning for the Study of Archaeological Stratigraphy M. Cattani, G. Mantegari, A. Mosca, M. Palmonari Department.

Formal Knowledge Representation and Automated Reasoning for the Study of Archaeological Stratigraphy M. Cattani, G. Mantegari, A. Mosca, M. Palmonari Department.
SERIES RESISTOR CIRCUIT. THE EQUIVALENT SERIES RESISTANCE IS : Req = R 1 + R 2 + R 3 THE CURRENT OF THE CIRCUIT IS : I = U / (R 1 + R 2 + R 3 ) THE EQUIVALENT.

SERIES RESISTOR CIRCUIT. THE EQUIVALENT SERIES RESISTANCE IS : Req = R 1 + R 2 + R 3 THE CURRENT OF THE CIRCUIT IS : I = U / (R 1 + R 2 + R 3 ) THE EQUIVALENT.
REGISTRATION 2007/08. STEP ONE LOGON:Live= onlinereg.leagueone.com/admin LOGON:TRAINING= training.leagueone.com/admin ID and Passwords are case sensitive.

REGISTRATION 2007/08. STEP ONE LOGON:Live= onlinereg.leagueone.com/admin LOGON:TRAINING= training.leagueone.com/admin ID and Passwords are case sensitive.
Which place for Spatial Modelling in GIS education? The example of the GITTA project LASIG laboratory Corinne Plazanet & Regis Caloz Geographic Information.

Which place for Spatial Modelling in GIS education? The example of the GITTA project LASIG laboratory Corinne Plazanet & Regis Caloz Geographic Information.
Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.
EN 2 8 7 U1 3 6 EN 2 8 7 U2 3 6 Pin 5 Pin 1 +3v3 100n XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, 23-08-2010 DS90LV001 1k +3v3 100R DS90LV001.

EN U1 3 6 EN U2 3 6 Pin 5 Pin 1 +3v3 100n XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, DS90LV001 1k +3v3 100R DS90LV001.
XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.
4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

Similar presentations

Ads by Google