Presentation is loading. Please wait.

Presentation is loading. Please wait.

The DAVE Card Status SCT has developed a new ATLAS trigger card “The card that no-one knew they needed, but now do” Introduction Concept & Motivation Functionality.

Published byJada Mangum Modified over 10 years ago

Similar presentations

Presentation on theme: "The DAVE Card Status SCT has developed a new ATLAS trigger card “The card that no-one knew they needed, but now do” Introduction Concept & Motivation Functionality."— Presentation transcript:

1 The DAVE Card Status SCT has developed a new ATLAS trigger card “The card that no-one knew they needed, but now do” Introduction Concept & Motivation Functionality Overview Production Status ATLAS orders 22/02/20111Dave Robinson SCT Operations ID Week

2 What is it? 6U VME Digital Atlas Vme Electronics (DAVE) card (acronym reflects a certain sense of humour by our engineers) Design, production and firmware by UCL and Cambridge – Maurice Goodrick, Rick Shaw (Cambridge) – Matt Warren, Martin Postranecky (UCL) Support and encouragement from ATLAS – Strong support and ideas from Thilo Pauly, Carolina Gabaldone – User case suggestions from Iskander Ibragimov, Bruce Barnett, Andrej Gorisek 22/02/20112Dave Robinson SCT Operations ID Week

3 Concept & Motivation 22/02/2011Dave Robinson SCT Operations ID Week3 Delay Stretch Pulse Generator Trigger Orbit (BCR) L1A to LTP NIM Crate – SCT USA15 VETO We long wanted to eliminate use of a NIM crate in USA15 which provides our trigger for standalone physics runs Contains veto logic (prevent BCR/L1A clash) which drifts Need to go downstairs to adjust trigger rate Non-realistic conditions First thoughts were replace this simple logic in a VME card Concept quickly grew to add more generic features Significant enhancement to adopt ATLAS CTP functionality to exactly duplicate running conditions, whilst incorporating much generic functionality, has turned the card in a hugely powerful and flexible logic card, potentially useful to all ATLAS subsystems as well as for non-ATLAS use

4 DAVE card: examples of CTP Functionality 4 ECRsel VME ECRin period 8 PS MSK Gate Veto OR 8 8 SHP ExtTrigger 8 4 1 1 L1Aout TriggerOut SD CD OR BUSY L1Ain 1+1m s ECRsel ECRout L1Aout Veto Internal Playback Fixed Freq RND BG 2 2 4 6? Internal VCXO BCout BCin DELAY25 QPLL? internal ORBin ORBout

5 Interesting use-cases Trigger generator for LTP (via LEMO) – no busy gating, feed-forward of deadtime to LTP Standalone trigger generator without LTP – busy gating ECR generator VETO generator L1A (or other signal) sequence analyser Sequence playback – Eg capture and replay trigger sequences that causes susbsystem busy etc BC/ORBIT source, fine-delay (dt=0.5-1ns) for timing scans Generic delay line Generic counter facility – a few counters – per-bunch counters? Generic logic unit – Programmable “NIM crate” 522/02/2011Dave Robinson SCT Operations ID Week

6 3x LEDs NIM ECL 12x LEDs 3 3 3 3 3 SHIFT REG. 2 CLKIN0 IN0 IN2 IN6 IN4 CLKIN1 CLKOUT0 OUT0 OUT2 OUT6 OUT4 CLKOUT1 SW 2 2 88 2 2 8 8 NIM ECL NIM TTL NIM TTL HEX SELECT 16-pin AUX. CONNECTOR USB J - TAG X-TAL 80.15733MHz MPX PLL :2 40/80MHz select CLK Master DELAY 4x Slave DELAYS4 4 4 CLKIN select FPGA & PROM 2 8 4 8 16 6 2 16 ( incl. 4x 2V5 diff. LVDS ) SW SERIAL NO. MOD. RECORD SW 24 40-pin DIL BREAK-OUT HEADER All POWER and GND rails 32 EXT. +5V IN FUSES +3V3 +2V5 +1V8 +1V2 -5V -2V 6x DC-DC VME J1 VME J2 +5V FUSE Buffers VME BASE ADDRESS 16 22 Data 4Mbx18 SRAM Address MP-UCL, 21 February 2011 20x LEMO-00 Buffers All POWER Monitor 7 7 2x LEDs ATLAS-SCT “DAVE-1” Programmable VME Module M.Goodrick, D.Robinson, R.Shaw @ University of Cambridge, Cavendish Lab M.Postranecky, M.Warren @ UCL 7 8 8 SHIFT REG. 6 FPGA spec: Xilinx Spartan 3E 1600 (SC3S1600E)

7 7 DAVE card – first prototype

8 CTP-like Trigger Module DAVE card Firmware Blocks AND/OR matrix Input Enable Sync Delay 8 Busy Gen Output Enable Map Internal Sig Gen Randomiser Fixed Freq BCR/BCID ECR/ECRID Sequencer ECR Gen BCR Gen Fine Delay* 63x.5ns Mask/ Gate Dead-time Not on FPGA using CERN Delay25 chip 4 Sink RAM VME/USB Interface 8 LEMO In LEMO Out Firmware mainly by Matt, USB by Maurice, testing by Rick CTP blocks originally by Stefan Haas. Higher level software to be provided by Thilo Pauly & Dave Robinson 22/02/20118

9 Production Schedule 3 prototypes already built – Some minor design iterations pending Corrections made by wire-tack Firmware already well underway and some basic functionality demonstrated – USB functionality still pending Next design iterations by ~March First modules for testing by ~June 22/02/2011Dave Robinson SCT Operations ID Week9

10 ATLAS Orders SCT (3) TRT (2) Pixels (2) BCM (2) ATLAS central trigger (3) Strong interest by L1Calo and Lar …others are likely 22/02/2011Dave Robinson SCT Operations ID Week10

11 Summary - Key Points Communication by VME OR USB – In vme crate or on desktop with power supply Exact CTP functionality – Random trigger, simple and complex deadtime, ECR, BCR etc to give exact same conditions in standalone as experienced in combined runs Trigger sequence playback – 64M word SRAM gives us up to 52 seconds history of trigger playback for 75kHz L1 rate (eg on interrupt by system BUSY) Powerful generic functionality Available by ~summer – see them in TTC crates in USA15! 22/02/2011Dave Robinson SCT Operations ID Week11

Download ppt "The DAVE Card Status SCT has developed a new ATLAS trigger card “The card that no-one knew they needed, but now do” Introduction Concept & Motivation Functionality."

Similar presentations

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.
Μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger.

Μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.
4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.
XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.
GCT Source Card Status 11.5.06 John Jones Imperial College London

GCT Source Card Status John Jones Imperial College London
New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.
SCT has developed a new ATLAS trigger card Introduction Concept & Motivation Functionality Overview Production Status ATLAS orders 03/05/20111Dave Robinson.

SCT has developed a new ATLAS trigger card Introduction Concept & Motivation Functionality Overview Production Status ATLAS orders 03/05/20111Dave Robinson.
Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.

Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.

JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
1 Alan Barr, UCL Fixed Frequency Trigger Veto The problem: –Currents in wire bonds in presence of strong magnetic fields –DC current not a problem (small.

1 Alan Barr, UCL Fixed Frequency Trigger Veto The problem: –Currents in wire bonds in presence of strong magnetic fields –DC current not a problem (small.
24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.

24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.
Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.

Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.

Similar presentations

Ads by Google