Presentation is loading. Please wait.

Presentation is loading. Please wait.

Q R Flip Flops ATS 電子部製作 S Q For a NOR gate, the output would be logic 1 only when both the inputs are 0 : AB 0 0 0 1 10 F 1 0 0 011 A B F.

Published byHayley Vinal Modified over 10 years ago

Similar presentations

Presentation on theme: "Q R Flip Flops ATS 電子部製作 S Q For a NOR gate, the output would be logic 1 only when both the inputs are 0 : AB 0 0 0 1 10 F 1 0 0 011 A B F."— Presentation transcript:

1

2 Q R Flip Flops ATS 電子部製作 S Q

3 For a NOR gate, the output would be logic 1 only when both the inputs are 0 : AB 0 0 0 1 10 F 1 0 0 011 A B F

4 S R Q Q Let’s examine the relationship between the inputs (S, R)and outputs (Q, Q)of a circuit formed by a pair of cross-coupled Nor gates: 1 0 0 0 1 0 1 0 0 0 1 1 0 S R Q Q

5 S R Q Q Let’s examine the relationship between the inputs (S, R)and outputs (Q, Q)of a circuit formed by a pair of cross-coupled Nor gates: S R Q Q 1 0 0 0 1 0 0 1 1 0 0 1 0 1 0 0 0 1 0

6 S R Q Q Let’s examine the relationship between the inputs (S, R)and outputs (Q, Q)of a circuit formed by a pair of cross-coupled Nor gates: S R Q Q 1 0 0 0 1 0 0 1 1 1 0 0 0 0 0 0 0 1 1 1 0 0 0 0

7 S R Q Q Let’s examine the relationship between the inputs (S, R)and outputs (Q, Q)of a circuit formed by a pair of cross-coupled Nor gates: S R Q Q 1 0 0 0 1 0 0 1 ? ? ? 0 0 0 1 1 1 0 0 0 0 ? 0 0 ? ?

8 Conclusion S R Q Q 1 0 0 0 1 0 0 1 0 0 0 1 1 1 0 0 0 0 ? ? SET RESET Unchanged Ambiguous, to be avoided F S R Q Q

9 Alternatively, cross-coupled NAND gates make a Flip-Flop responding to logic 0: S R Q Q 0 1 1 0 1 0 0 1 0 0 ambiguous 1 1 unchanged F S R Q Q S R Q Q

10 Clocked FF S R CK Q Q S R Q Q Changes state only on positive clock transition. Changes state only on negative clock transition.

11 JJ K-FF J K CK Q Q J K Q 0 0 unchanged 1 0 1* 0 1 0* 1 1 toggles* * Upon positive clock transition

12 D -FF S R CK Q Q D J K Q Q D D Q 0 0* * Upon positive clock transition 1 1*

Download ppt "Q R Flip Flops ATS 電子部製作 S Q For a NOR gate, the output would be logic 1 only when both the inputs are 0 : AB 0 0 0 1 10 F 1 0 0 011 A B F."

Similar presentations

Lab 08: SR Flip Flop Fundamentals:

Lab 08: SR Flip Flop Fundamentals:
Logic Gates.

Logic Gates.
1 A latch is a pair of cross-coupled inverters –They can be NAND or NOR gates as shown –Consider their behavior (each step is one gate delay in time) –From.

1 A latch is a pair of cross-coupled inverters –They can be NAND or NOR gates as shown –Consider their behavior (each step is one gate delay in time) –From.
Flip-Flops and Registers

Flip-Flops and Registers
RS Flip Flops Benchmark Companies Inc PO Box 473768 Aurora CO 80047.

RS Flip Flops Benchmark Companies Inc PO Box Aurora CO
Lab 09 :D Flip Flop, Shift Registers and Switch Bounce: Slide 2 Slide 3 The D Flip Flop. 4-Bit Shift Register. Slide 4 Shift Register De-bounce System:

Lab 09 :D Flip Flop, Shift Registers and Switch Bounce: Slide 2 Slide 3 The D Flip Flop. 4-Bit Shift Register. Slide 4 Shift Register De-bounce System:
Give qualifications of instructors: DAP

Give qualifications of instructors: DAP
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.

CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.

Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.
Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.

Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.

Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
Digital Logic Design Brief introduction to Sequential Circuits and Latches.

Digital Logic Design Brief introduction to Sequential Circuits and Latches.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.

Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.
Components used in the the Project J-K Flip Flop Switch Power Alternator 7-Segment Display Coded Decimal (BCD) Display.

Components used in the the Project J-K Flip Flop Switch Power Alternator 7-Segment Display Coded Decimal (BCD) Display.
Objectives: Given input logice levels, state the output of an RS NAND and RS NOR. Given a clock signal, determine the PGT and NGT. Define “Edge Triggered”

Objectives: Given input logice levels, state the output of an RS NAND and RS NOR. Given a clock signal, determine the PGT and NGT. Define “Edge Triggered”
Flip_Flops  Logic circuits are classified ito two groups  1. The combinational logic circuits,using the basic gates AND,OR and NOT.  2. Sequential.

Flip_Flops  Logic circuits are classified ito two groups  1. The combinational logic circuits,using the basic gates AND,OR and NOT.  2. Sequential.

Similar presentations

Ads by Google