Download presentation
Presentation is loading. Please wait.
Published byMadalynn Vorce Modified over 10 years ago
2
Press any key to continue by Marc Ruocco 1 High-Speed Interfaces: FPDP and RACEway RACE, RACEway and RACE++ are trademarks of Mercury Computer Systems, Inc.
3
2 FPDP and RACEway Similarities: High speed interfaces Capable of 160 MB/sec data transfers Deliver 32-bit word transfers Operation independent of the VMEbus Adopted as industry standards by VITA Differences: Everything else!
4
3 What is FPDP? Front Panel Data Port (FPDP) is a high speed synchronous bus Adopted as an industry standard - ANSI/VITA 17-1998 (www.vita.com) Delivers 32-bit word transfers between VME boards at up to 160MB/sec Operation is completely independent of the VMEbus Communication is through front panel 80- pin connectors via ribbon cable
5
4 FPDP Features High Speed Data Transfer - up to 160 MB/sec Depending on Clock Signal Used Ports can be Configured to Transmit or Receive Data under Software Control No Address or Arbitration Cycles; Data Rates Fully Defined by Clock Frequency Connects Multiple Boards in the Same VMEbus Chassis, or Between Multiple Chassis Allows Integration w/ Other Vendors Boards
6
5 FPDP Connection VME Rack - Front View
7
6 FPDP Data Transfers Master device generates a free-running clock (TTL or PECL). Pentek products support both, default to PECL. Clock frequency defines the maximum transfer rate - 80 MB/sec for TTL or 160 MB/sec for PECL Interface is configured as transmitter or receiver using software control Data can be sent in either framed or unframed form. Pentek products support transfer of unframed data
8
7 Pentek FPDP Models
9
8 New FPDP Technology: FPDP II Increased Bandwidth using Double- Edged Clocking Data Transfer Rates more than Doubled: 400 MB/sec using 50 MHz Clock Backwards Compatible Can use TTL Clock up to 20 MHz, or PECL Clock up to 50 MHz Can Switch between Double and Single- Edged Clock Settings Uses same 80-Pin Ribbon Cable and Connector as Current FPDP
10
9 What is RACEway? High speed synchronous backplane fabric Adopted as an industry standard - ANSI/VITA 5.1-1999 (www.vita.com) Delivers 32-bit word transfers between VME boards at up to 160MB/sec Operation is completely independent of the VMEbus RACEway Interlink Modules (ILKs) connect VME boards to the RACEway backplane fabric - bridge up to 16 slots
11
10 RACEway Features High Speed Data Transfer -160MB/sec, 1280 MB/sec aggregate (ILK16) Simultaneous Data Transfers Unique Crossbar Switch Technology User Selectable Priority Control Adaptive Routing: Automatic Selection of Alternate Path when First Not Available Broadcast to Multiple Slaves with a Single Data Transfer Allows Integration w/Other Vendor’s Boards
12
11 RACEway Crossbar Switch FE C D B A Uses six independent 32-bit bi-directional ports for data routing Can perform up to three simultaneous transfers of 160 MB/sec each Each port controls arbitration, direction, priority, & handshaking Each port can transmit data to any other port on the switch, or can broadcast to all five at aggregate rate of 800 MB/sec
13
12 RACEway RACE Series Interlink Modules ILK1 ILK4 ILK8 ILK16 ILK12 RACEway RACE Series Interlink Modules Mate with VME Backplane P2 Connector Available in sizes bridging 4,8,12 or 16 VMEbus slots Can be combined to bridge 20 slots ILK1 adds 1-2 slots to configuration
14
13 ILK Connection VME Rack - Rear View
15
14 Available ILK Modules ILK4 Bridges four VMEbus slots Contains one crossbar switch Capable of two simultaneous transfers ILK8 Bridges eight slots Six crossbar switches Capable of four simultaneous transfers
16
15 Available ILK Modules ILK12 Bridges twelve slots Six crossbar switches Capable of Six simultaneous transfers ILK16 Bridges 16 slots Six crossbar switches 8 simultaneous transfers
17
16 Pentek RACEway Models
18
17 New RACEway Technology: RACE++ Number of Crossbar Ports in each switch increased to eight Faster Data Transfer Rates: 267 MB/sec; 1GB/sec Aggregate Increased Broadcast Bandwidth: 1.8 GB/sec Adaptive Routing Capability Expanded: Now between crossbar switch ports as well as boards Increased System Processor Scalability: >4000 processors Backwards Compatible Clock Speed settable to 66 MHz or 40 MHz 5-Row or 3-Row Connector Available
19
18 Sample Applications FPDP RACEway
20
19 Summary of Advantages Flexible Data Routing Between up to 16 Boards Data Transfer Rate determined by Clock Speed FPDPRACEway Interface between Multiple VME Chassis Relatively Simple and Inexpensive Many FPDP Compatible Models Available Cable-Free Simultaneous Data Transfers Broadcast to Multiple Slave Destinations Can Set Data Transfer Priority
21
20 FPDP and RACEway www.vita.com FPDP: ANSI/VITA 17-1998 RACEway: ANSI/VITA 5.1-1999
Similar presentations
© 2024 SlidePlayer.com. Inc.
All rights reserved.