Presentation is loading. Please wait.

Presentation is loading. Please wait.

CMOS-inverterare Vi använder ett ”gammalt” chip – och behöver välja tillverkningsparametrarna därefter!  Kommer Du ihåg inverteraren från Digital Design.

Published byPenelope Lestrange Modified over 10 years ago

Similar presentations

Presentation on theme: "CMOS-inverterare Vi använder ett ”gammalt” chip – och behöver välja tillverkningsparametrarna därefter!  Kommer Du ihåg inverteraren från Digital Design."— Presentation transcript:

1 CMOS-inverterare Vi använder ett ”gammalt” chip – och behöver välja tillverkningsparametrarna därefter!  Kommer Du ihåg inverteraren från Digital Design kursen? William Sandqvist william@kth.se

2 MOS-Old school NMOS4 PMOS4 William Sandqvist william@kth.se

3 MOS-Old school Lägg filen cmos_model.txt i arbetsmappen. Den innehåller ”skalbara” modeller. Skriv direktivet:.include cmos_model.txt  NMOS Model Name: MN Length (L): 5u Width (W): 124u  PMOS Model Name: MP Length (L): 5u Width (W): 480u Med dessa val blir de två transistorerna jämnstarka! William Sandqvist william@kth.se

4 CMOS-inverteraren Simulera med dc-svep:.dc V2 0 5 0.01 2,5 V Jämnstarka transistorer ger omslag vid 2,5V. William Sandqvist william@kth.se

5 Ring-oscillator Kopiera inverteraren 5 ggr! (Vi har ett chip med 6 inverterare) + Buffer 5 inverterare i ”ring” William Sandqvist william@kth.se

6 Ring-oscillator Simulera med:.tran.2u En inverterares grindfördröjning: William Sandqvist william@kth.se

Download ppt "CMOS-inverterare Vi använder ett ”gammalt” chip – och behöver välja tillverkningsparametrarna därefter!  Kommer Du ihåg inverteraren från Digital Design."

Similar presentations

Lecture on Flip-Flops.

Lecture on Flip-Flops.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP 2610 1.

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
2I1073 Lektion 2 KTH-MI Peter Mozelius Servlets, säkerhet, och filhantering.

2I1073 Lektion 2 KTH-MI Peter Mozelius Servlets, säkerhet, och filhantering.
1. Ett problem/uppgift. Turtle =========== xPos: int yPos: int direction: double bodyColor: Color name: String.... ---------------------- forward(int):

1. Ett problem/uppgift. Turtle =========== xPos: int yPos: int direction: double bodyColor: Color name: String forward(int):
HDL Programming Fundamentals

HDL Programming Fundamentals
Matthew Ladew Philip Hart Jenniffer Estrada. Pmos transistors MP1 and MP2 ensure identical biasing drain currents for MND1 and MND2 Active load- behaving.

Matthew Ladew Philip Hart Jenniffer Estrada. Pmos transistors MP1 and MP2 ensure identical biasing drain currents for MND1 and MND2 Active load- behaving.
IEEE’s Hands on Practical Electronics (HOPE) Lesson 9: CMOS, Digital Logic.

IEEE’s Hands on Practical Electronics (HOPE) Lesson 9: CMOS, Digital Logic.
© 2007 Pearson Prentice Hall This work is protected by United States copyright laws and is provided solely for the use of instructors in teaching their.

© 2007 Pearson Prentice Hall This work is protected by United States copyright laws and is provided solely for the use of instructors in teaching their.
Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.

Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.
Datamedia Och sedan? And then?. Vi vet inte vad som kommer sedan. We do not know what will come. KTH in EIT ICT Labs Men vi jobbar på det! But we are.

Datamedia Och sedan? And then?. Vi vet inte vad som kommer sedan. We do not know what will come. KTH in EIT ICT Labs Men vi jobbar på det! But we are.
DC Response DC Response: Vout vs. Vin for a gate Ex: Inverter

DC Response DC Response: Vout vs. Vin for a gate Ex: Inverter
1/03/09 De 89 à 98. 1/03/09 De 89 à 98 1/03/09 De 89 à 98.

1/03/09 De 89 à 98. 1/03/09 De 89 à 98 1/03/09 De 89 à 98.
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response
1. Ett problem/uppgift. Turtle =========== xPos: int yPos: int direction: double bodyColor: Color name: String.... ---------------------- forward(int):

1. Ett problem/uppgift. Turtle =========== xPos: int yPos: int direction: double bodyColor: Color name: String forward(int):
Digital Circuits 3.1 Logic Signals and Gates 3.2 Logic Families 3.3 CMOS Logic 3.5* CMOS /TTL Interfacing 3.4 Bipolar Logic Return AbbreviationExercises.

Digital Circuits 3.1 Logic Signals and Gates 3.2 Logic Families 3.3 CMOS Logic 3.5* CMOS /TTL Interfacing 3.4 Bipolar Logic Return AbbreviationExercises.
EE 365 Introduction, Logic Circuits. Digital Logic Binary system -- 0 & 1, LOW & HIGH, negated and asserted. Basic building blocks -- AND, OR, NOT.

EE 365 Introduction, Logic Circuits. Digital Logic Binary system -- 0 & 1, LOW & HIGH, negated and asserted. Basic building blocks -- AND, OR, NOT.
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.
Prelab: MOS gates and layout

Prelab: MOS gates and layout
Physical States for Bits. Black Box Representations.

Physical States for Bits. Black Box Representations.

Similar presentations

Ads by Google