1. Corso di Sistemi in Tempo Reale Laurea in Ingegneria dell‘Automazione a.a. 2008-2009 Paolo Pagano (p.pagano@sssup.it)

2. Paolo Pagano - Embedded Systems2/13 Today’s topic First day (23 rd ) –Basics of FSM (slides by prof. Lipari) –The Uppaal platform –Formal verification

3. Paolo Pagano - Embedded Systems3/13 Finite State Machines Credits: John Favaro (john@favaro.net)

4. Paolo Pagano - Embedded Systems4/13 Finite State Machines

5. Paolo Pagano - Embedded Systems5/13 Finite State Machines

6. Paolo Pagano - Embedded Systems6/13 Finite State Machines

7. Paolo Pagano - Embedded Systems7/13 Finite State Machines

8. Paolo Pagano - Embedded Systems8/13 Uppaal model Uppaal (www.uppaal.com) is a tool box for validation (via graphical simulation) and verification (via automatic model-checking) of FSM driven systems. It consists of two main parts:www.uppaal.com –a graphical user interface; –a model-checker engine.

9. Paolo Pagano - Embedded Systems9/13 FSM design and implementation We model a panel of leds and buttons making use of a set of FSMs; Let’s verify this simple system making use of Uppaal inner engine. States Transitions Conditions

10. Paolo Pagano - Embedded Systems10/13 Formal verification (1/2)

11. Paolo Pagano - Embedded Systems11/13 Modeling OS-entities like Mutexes

12. Paolo Pagano - Embedded Systems12/13 Formal verification (2/2)