Download presentation
Presentation is loading. Please wait.
Published byClay Welcome Modified over 10 years ago
1
Chris Whiting & Keddy Malcolm
2
555 Timer Pin Layout 555 Timer Configuration 555 Timer – Other Applications Malcolm Results Whiting Results Conclusion Sources
3
2TRIG OUT rises, and interval starts, when this input falls below 1/3 V CC. 6THR The interval ends when the voltage at THR is greater than at 2/3 Vcc. 4RESET A timing interval may be reset by driving this input to GND, but the timing does not begin again until RESET rises above approximately 0.7 volts. 5CTRL "Control" access to the internal voltage divider (by default, 2/3 V CC ). 7DIS Open collector output; may discharge a capacitor between intervals. In phase with output. 3OUT This output is driven to approximately 1.7V below +Vcc or GND.
4
Square wave output, how? Capacitor Charge Time: T1 = 0.693(R1+R2)C1 Capacitor Discharge Time: T2 = 0.693(R2)C1 The output frequency is determined by the following equation: Simple astable configuration
5
Duty Cycle of waveform – Pulse Width/Period The Duty cycle is determined by the following equation: Duty Cycle Relationship to output frequency Large R2 wrt R1 Control capacitor reduces noise
6
Two modes of operation: Monostable Mode – Output Single Pulse Astable Mode – Output Continuous Pulses Bistable Mode – Output acts as Basic Flip-Flop Linear Ramp Pulse Width Modulator Frequency Divider
7
Linear Ramp
8
Pulse Width Modulator
9
Frequency Divider
10
Switch Placement
12
Week One: Change resistors to get frequencies correct Mistakes in wiring Week Two: Problems with wiring Balance between volume and waveform output Component Precision
14
Rise time: 1.86 ms Fall time: 1.76 ms Duty Cycle: 51.38%
15
High Time: 1.64ms Low Time : 1.66ms Duty Cycle: 49.7%
16
High Time: 1.42ms Low Time: 1.42ms Duty Cycle: 50%
17
High Time: 1.41ms Low Time: 1.41ms Duty Cycle: 50%
18
High Time: 1.27ms Low Time: 1.28ms Duty Cycle: 49.80%
19
High Time 1.14ms Low Time 1.12ms Duty Cycle: 50.80%
20
High Time: 1.02ms Low Time: 1.01ms Duty Cycle: 50.44%
21
High Time: 968us Low time: 948 us Duty Cycle: 50.25%
31
Frequencies and duty cycle very accurate in first stage Frequencies loose accuracy in the second stage Excellent sine wave poor volume quality
32
Used potentiometers in the lab to more accurately obtain desired output frequencies
33
R2 value determines output frequency. Duty Cycle unaffected because R2 >> R1 Various switches with potentiometers are used to act as selectors for the output frequency by turning each switch on or off.
34
555 Timer Square Wave Output Sine Wave A square wave is the sum of multiple sine waves at odd multiples of the square wave’s frequency (odd order harmonics)
35
Extract the fundamental frequency of the square wave by filtering the higher order sine waves. Low-pass filter with 600 Hz cutoff frequency and an inverting op-amp connected in series.
36
Theoretical & Experimental results for 555 timer circuit square wave output
37
Different resistances attributed to: Potentiometers, inaccurate capacitors, 555 timer 18.52% Difference?!
38
Theoretical & Experimental results for 555 timer and filter combination sine wave output
39
Different resistances attributed to: Potentiometers, inaccurate capacitors, 555 timer 20.08% Difference?!
40
Square wave to Sine Wave conversion Duty Cycle = 50.0% 0.2% error on average
41
Square wave to Sine Wave conversion Duty Cycle = 50.0% 0.2% error on average 524.091Hz 523.063Hz
42
555 Timer Pin Layout 555 Timer Configuration 555 Timer – Other Applications Malcolm Results Whiting Results
43
http://blog.makezine.com/2008/01/29/how- to-guitar-hero-autowh/ http://blog.makezine.com/2008/01/29/how- to-guitar-hero-autowh/ http://www.ecelab.com/circuit-astable- 555.htm http://www.ecelab.com/circuit-astable- 555.htm http://www.cc.gatech.edu/classes/AY2011/cs 3651_spring/docs/LM555.pdf http://www.cc.gatech.edu/classes/AY2011/cs 3651_spring/docs/LM555.pdf http://home.cogeco.ca/~rpaisley4/LM555.ht ml http://home.cogeco.ca/~rpaisley4/LM555.ht ml
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.