Download presentation
Presentation is loading. Please wait.
Published byAnita Wickerham Modified over 9 years ago
1
Fall 2006 1 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering Computer Organization Lecture 1 Introductions Course objectives PC Example Prerequisites
2
Fall 2006 2 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering Introductions Instructor http://faculty.up.edu/lillevik Quiz Students –Name, home town –Major, technical interests –Hobbies
3
Fall 2006 3 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering Course Objectives 1.Explain the fundamental hardware blocks of a computer system 2.Assemble and dis-assemble machine instructions 3.Design a 16-bit RISC computer at the logic level 4.Micro-program machine instructions 5.Interconnect agents across a bus
4
Fall 2006 4 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering PC example Socket LGA775 PCI Slots NBr SBr DDR2
5
Fall 2006 5 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering What are the key PC components? Cpu Memory Power supply Graphics Storage/hard drive Mobo Cooling system
6
Fall 2006 6 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering Case Kbd, mouse CD drive Audio, speakers NIC Monitor
7
Fall 2006 7 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering Pentium D 805, 4.1 GHz dual core Top View Bottom View
8
Fall 2006 8 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering What’s inside the micro? Logic gates, flip flops ALU, FPU PLA MUX, DMUX(decoder), encoder Parity generator Controller
9
Fall 2006 9 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering Prerequisites Combinational logic –Truth tables, K-maps –SOP, POS Sequential logic –Flip-flops –State diagram, next state decoder MSI devices: MUX, decoder, adder
10
Fall 2006 10 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering MSI devices MUX: selects one input from many Decoder: asserts one output based on input number Adder: two’s complement
11
Fall 2006 11 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering What is the truth table? ABF 000 011 101 110 F = A·B + A·B
12
Fall 2006 12 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering Schematic: SOP F = A·B + A·B
13
Fall 2006 13 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering What is the truth table?
14
Fall 2006 14 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering What is the logic function? In 1 In 0 Out 1 Out 0 0001 0111 1010 1101
15
Fall 2006 15 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering What is the logic function?
16
Fall 2006 16 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering What is the logic function? InOut 0001 0011 0100 0111 1000 1010 1101 1111
17
Fall 2006 17 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering Expectations of the Instructor 1. 2. 3.
18
Fall 2006 18 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering Rumors on the Street 1. 2. 3.
19
Fall 2006 19 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering
20
Fall 2006 20 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering What is the truth table? ABF 000 011 101 110 F = A·B + A·B
21
Fall 2006 21 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering What is the logic function? In 1 In 0 Out 1 Out 0 0001 0111 1010 1101
22
Fall 2006 22 EE 333 Lillevik 333f06-l1 University of Portland School of Engineering What is the logic function? InOut 0001 0011 0100 0111 1000 1010 1101 1111
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.