Presentation is loading. Please wait.

Presentation is loading. Please wait.

4/28/05Ray: ELEC7250 1 Fault Diagnosis Using Fault Dictionaries and Probability Adam Ray April 28, 2005.

Published byZachariah Paylor Modified over 9 years ago

Similar presentations

Presentation on theme: "4/28/05Ray: ELEC7250 1 Fault Diagnosis Using Fault Dictionaries and Probability Adam Ray April 28, 2005."— Presentation transcript:

1 4/28/05Ray: ELEC7250 1 Fault Diagnosis Using Fault Dictionaries and Probability Adam Ray April 28, 2005

2 4/28/05Ray: ELEC7250 2 Problem Statement Identify which fault occurred in a failing circuit Need a way to quantify inherent uncertainties – Equivalent faults – Truncated test sets Assumptions – Single stuck-at faults – Stuck-at fault is lowest replaceable unit (LRU)

3 4/28/05Ray: ELEC7250 3 The Likelihood Function Likelihood of fault i, time t Faults 0,…,m failed at time t-1 N(t)=total # of remaining faults Test1Test2Test3Test4Test5Test6 Fault1010000 Fault2100000 Fault3100000 Fault4010100 Fault5000100 Fault6001000 Fault7000001 Likelihood 0.140.20.330.511

4 4/28/05Ray: ELEC7250 4 Diagnostic Algorithm START LOOP END Assign beginning likelihoods to each fault Apply next test vector to faulty circuit If outputs are faulty (i.e. Test yields “1”) Assign zero likelihood to faults that show “0” for current test vector Else Assign zero likelihood to faults that show “1” for current test vector Redistribute likelihoods using Likelihood Function Repeat LOOP Output final fault likelihoods BeginTest 1Test2Finish Fault1 (0 1 0)0.220.270.56 Fault2 (1 0 0)0.11000 Fault3 (1 0 0)0.11000 Fault4 (0 1 0)0.110.160.45 Fault5 (0 0 0)0.110.1600 Fault6 (0 0 1)0.220.2700 Fault7 (0 0 0)0.110.1600

5 4/28/05Ray: ELEC7250 5 Results on 4-Bit ALU After Tests 1 & 2 After Tests 5 & 6 After All Tests

6 4/28/05Ray: ELEC7250 6 More Results Fault 22-1-1 found with several wrong faults

7 4/28/05Ray: ELEC7250 7 Add beginning likelihoods Faults (EQUIV)Beginning LikelihoodsEnding Likelihoods 1 0 10.0060.073 20 1 10.0120.136 22 1 10.0120.136 24 1 10.0120.136 26 1 10.0060.073 28 1 10.0060.073 30 1 10.0060.073 32 1 10.0030.06 34 1 10.0030.06 56 5 10.0030.06 59 5 10.0030.06 64 4 10.0030.06 ALL OTHER FAULTS{0.003, 0.006, 0.012}0

8 4/28/05Ray: ELEC7250 8 Conclusions Algorithm correctly identifies the fault – Equivalent faults are incorrectly identified Likelihood makes results more conclusive Algorithm can be halted at any point New Algorithm for multiple faults

Download ppt "4/28/05Ray: ELEC7250 1 Fault Diagnosis Using Fault Dictionaries and Probability Adam Ray April 28, 2005."

Similar presentations

CSCI 660 EEGN-CSCI 660 Introduction to VLSI Design Lecture 7 Khurram Kazi.

CSCI 660 EEGN-CSCI 660 Introduction to VLSI Design Lecture 7 Khurram Kazi.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.
Selection Control Structures Chapter 5: Selection Asserting Java © Rick Mercer.

Selection Control Structures Chapter 5: Selection Asserting Java © Rick Mercer.
An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama 36849 USA 13/29/2010IEEE LATW 10.

An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA 13/29/2010IEEE LATW 10.
Static Single Assignment CS 540. Spring 2010 2 Efficient Representations for Reachability Efficiency is measured in terms of the size of the representation.

Static Single Assignment CS 540. Spring Efficient Representations for Reachability Efficiency is measured in terms of the size of the representation.
BASIC BUILDING BLOCKS -Harit Desai. Byzantine Generals Problem If a computer fails, –it behaves in a well defined manner A component always shows a zero.

BASIC BUILDING BLOCKS -Harit Desai. Byzantine Generals Problem If a computer fails, –it behaves in a well defined manner A component always shows a zero.
10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.

10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.

Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.
VIII - Working with Sequential Logic © Copyright 2004, Gaetano Borriello and Randy H. Katz 1 Finite state machine optimization State minimization  fewer.

VIII - Working with Sequential Logic © Copyright 2004, Gaetano Borriello and Randy H. Katz 1 Finite state machine optimization State minimization  fewer.
1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.

1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.
Compaction of Diagnostic Test Set for a Full-Response Dictionary Mohammed Ashfaq Shukoor Vishwani D. Agrawal 18th IEEE North Atlantic Test Workshop, 2009.

Compaction of Diagnostic Test Set for a Full-Response Dictionary Mohammed Ashfaq Shukoor Vishwani D. Agrawal 18th IEEE North Atlantic Test Workshop, 2009.
4/20/2006 ELEC7250 Project: Grimes 1 Logic Simulator for Hierarchical Bench Hillary Grimes III – Term Project ELEC 7250 – Spring 2006.

4/20/2006 ELEC7250 Project: Grimes 1 Logic Simulator for Hierarchical Bench Hillary Grimes III – Term Project ELEC 7250 – Spring 2006.
Parallel Pattern Single Fault Propagation for Combinational Circuits VLSI Testing (ELEC 7250) Submitted by Blessil George, Jyothi Chimakurthy and Malinky.

Parallel Pattern Single Fault Propagation for Combinational Circuits VLSI Testing (ELEC 7250) Submitted by Blessil George, Jyothi Chimakurthy and Malinky.
4/27/2006 ELEC7250: White 1 ELEC7250 VLSI Testing: Final Project Andrew White.

4/27/2006 ELEC7250: White 1 ELEC7250 VLSI Testing: Final Project Andrew White.
4/28/05 Raghuraman: ELEC7250 1 To Generate a Single Test Vector to detect all/most number of faults in a given set Project by: Arvind Raghuraman Course.

4/28/05 Raghuraman: ELEC To Generate a Single Test Vector to detect all/most number of faults in a given set Project by: Arvind Raghuraman Course.
4/25/2006 ELEC7250: Hill 1 Brad Hill ELEC 7250 Logic Simulator.

4/25/2006 ELEC7250: Hill 1 Brad Hill ELEC 7250 Logic Simulator.
4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.

4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.
A Two Phase Approach for Minimal Diagnostic Test Set Generation Mohammed Ashfaq Shukoor Vishwani D. Agrawal 14th IEEE European Test Symposium Seville,

A Two Phase Approach for Minimal Diagnostic Test Set Generation Mohammed Ashfaq Shukoor Vishwani D. Agrawal 14th IEEE European Test Symposium Seville,
ELEC 7250 Term Project Presentation Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL.

ELEC 7250 Term Project Presentation Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL.
Spring 07, Feb 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Logic Equivalence Vishwani D. Agrawal James J.

Spring 07, Feb 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Logic Equivalence Vishwani D. Agrawal James J.

Similar presentations

Ads by Google