Presentation is loading. Please wait.

Presentation is loading. Please wait.

Reducing jitter utilising adaptive pre-emphasis FIR filter for high speed serial links Marius Goosen Supervisor: Prof. Saurabh Sinha Microelectronics &

Published byCarla English Modified over 9 years ago

Similar presentations

Presentation on theme: "Reducing jitter utilising adaptive pre-emphasis FIR filter for high speed serial links Marius Goosen Supervisor: Prof. Saurabh Sinha Microelectronics &"— Presentation transcript:

1 Reducing jitter utilising adaptive pre-emphasis FIR filter for high speed serial links Marius Goosen Supervisor: Prof. Saurabh Sinha Microelectronics & Electronics Group Thursday, 16 April 2015 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

2 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Agenda Background High speed serial links on copper channels Frequency dependant distortion Deterministic jitter Adaptive pre-emphasis Pilot signaling and peak detection Simulation results Experimental results Conclusion 2

3 Background M-data lines combined into a high speed serial data line Less skew between lines Higher bandwidth capability Lower pin count and cost of implementation Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha 3

4 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha High speed serial links ReferenceData rateTechnologyPre-emphasis [1]1 Gb/sCMOSNone [2]5 Gb/sCMOS3-tap [3]10 Gb/sCMOS5-tap [4]10 Gb/sBiCMOSNone [1] C.Y. Yang and Y. Lee, “A 0.18 μm CMOS 1 Gb/s serial link transceiver by using PWM and PAM techniques”, IEEE International Symp. on Circuits and systems, Vol. 2, pp. 1150-1153, Kobe, 23-26 May 2005. [2] C.H. Lin, C.H. Wang and S.J. Jou, “5 Gbps serial link transmitter with pre-emphasis”, IEEE Proc. of the 2003 Asia South Pacific design automation conf., Kitakyushu, pp. 795-800, 21-24 Jan. 2003. [3] M. Li, T. Kwasniewski, S. Wang and Y. Tao, “A 10 Gb/s transmitter with multi-tap FIR pre-emphasis in 0.18μm CMOS technology”, IEEE Proc. of the 2005 Asia South Pacific design automation conf., Shanghai, pp 679-682, 18-21 Jan. 2005. [4] D.J. Friedman, M. Meghelli, B.D. Parker, J. Yang, H.A Ainspan, A.V. Rylyakov, Y.H. Kwark, M.B. Ritter, L. Shan, S.J. Zier, M. Soma and M. Soyuer, “SiGe BiCMOS integrated circuits for high speed serial communication links”, IBM J. Res. & Dev., Vol 47, No 2/3, Mar. 2003. 4

5 Frequency dependant distortion: Package parasitics Introduces frequency dependant devices 5 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Inductance a problem: Thicker bond wires Use multiple bond wires Use tape bonding ≈ 45-50 fF ≈ 1 nH/mm

6 Frequency dependant distortion: Copper backplane channel ● Copper channel loss: Conductor loss due to skin effect: Where R skin represents a frequency dependent resistor attenuating the signal: Loss due to dielectric: Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha 6

7 Frequency dependant distortion: Copper backplane channel ● ● 7 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

8 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Frequency dependant distortion: Channel response Loss of 50 dB @ 10 GHz Severe frequency dependent distortion 8

9 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Deterministic jitter Deterministic jitter: –Duty cycle distortion –Data dependent jitter DDJ caused by this frequency dependent distortion DDJ causes uncertainty in pulse edges 9 Unit interval Ideal sampling instant Error region

10 Pre-emphasis and implementation Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha 10 I TAP0 I TAP1 I TAPN

11 Adaptive pre-emphasis 11 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Conventional pre-emphasis –Externally adjustably filter taps –Fixed filter taps Adaptive pre-emphasis –Automatically finds optimal filter taps –Does not require a characterised channel Requires characterised channel

12 Pilot signaling and peak detection ● 12 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

13 Pilot signaling and peak detection ● ● Representing the channel and FIR filter as impulse response For the first pilot signal: For the second pilot signal: 13 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

14 Design and implementation overview 14 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha 7 μA / 0.35 mV

15 Mathematical simulation results ● 15 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

16 Mathematical simulation results ● ● 16 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

17 Mathematical simulation results ● ● ● 17 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha 123 456

18 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Circuit simulation results ● 18 12 34 56

19 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Circuit simulation results ● ● 19

20 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Experimental results ● 20 1000 μm x 670 μm 340 μm x 160 μm Approximately 1600 transistors Area = 0.725mm 2 4 mm

21 Experimental results ● ● 21 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha TX RX OUT+ OUT- Shift IN Shift OUT ADJ OUT EOC IN CLK DATA ADJ OUT IN-IN+ 2 Biasing pads 4 Biasing pads 11 cm 11.5 cm

22 Experimental results ● ● ● Transmitter –Working with a single filter tap –14 % smaller swing –Unable to move to other states Receiver –Pulses generated from TX signals –Correct pulse width – too low amplitude to switch CMOS logic 22 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha ADJ SFT

23 Experimental results ● ● ● ● Pulse generation circuit depends on an RC time constant –Used in a feedback loop –R determines: Charge rate Discharge rate –R  Biased PMOS transistor Achieve constant charge and discharge rate Too slow, hence CMOS output buffer not properly switched. Corner analysis 23 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

24 Experimental results ● ● ● ● Static power dissipation –Transmitter Power dissipation = 36 mW –Calculated ≈ 32.5 mW (with one active filter tap) –Receiver Power dissipation = 19.8 mW –Calculated ≈ 18 mW 24 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha SpeedSwingFilter tapsPower Simulated5 Gb/s300 mV6< 70 mW 10 Gb/s200mV6< 70 mW

25 Conclusion Possible “easy” solution for bandwidth problems –One button high speed serial link Speed tests still need to be performed Pulse generation circuit should be redesigned –Produce higher integrity signal 2 international IEEE conference articles –M.E. Goosen, S. Sinha, A. Müller and M. du Plessis, “A low switching time transmitter for high speed adaptive pre-emphasis serial links,” Proc. of IEEE CAS 2009, pp. 481-484, Sinaia, 12-14 Oct. 2009. –M.E. Goosen and S. Sinha, “Analysis of Adaptive FIR Filter Pre-emphasis for High Speed Serial Links,” Proceedings: IEEE Africon 2009, 23-26 Sept. 2009, Nairobi, Kenya. 1 local conference article –M.E. Goosen and S. Sinha, “Adaptive FIR filter pre-emphasis for high speed serial links,” Proc. of the South African conf. on semi and superconductor technology (SACSST), Stellenbosch, pp. 37-42, 8-9 April 2009. International Journal paper submission 25 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

26 Feedback/questions Marius Goosen Carl & Emily Fuchs Institute for Microelectronics Dept. Electrical, Electronic & Computer Engineering University of Pretoria Pretoria 0002 Tel: +27-(12)-420-2177 E-mail: mgoosen@ieee.org 26 Acknowledgement The authors would like to thank ARMSCOR, the Armaments Corporation of South Africa Ltd, (Act 51 of 2003) for sponsoring this study.

Download ppt "Reducing jitter utilising adaptive pre-emphasis FIR filter for high speed serial links Marius Goosen Supervisor: Prof. Saurabh Sinha Microelectronics &"

Similar presentations

WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s: Circuits 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s Circuits Department of Electrical and Computer.

WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s: Circuits 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s Circuits Department of Electrical and Computer.
Custom Implementation of DSP Systems School of Electrical and

Custom Implementation of DSP Systems School of Electrical and
1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.

1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.
Fall 06, Sep 19, 21 ELEC5270-001/6270-001 Lecture 6 1 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.
Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.

Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.
Interconnect and Packaging Lecture 2: Scalability

Interconnect and Packaging Lecture 2: Scalability
Introduction to Analog-to-Digital Converters

Introduction to Analog-to-Digital Converters
1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.

1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.
Introduction to Op Amps

Introduction to Op Amps
Pulse Width Modulation (PWM) LED Dimmer Circuit

Pulse Width Modulation (PWM) LED Dimmer Circuit
High-Speed Circuits & Systems Laboratory Electronic Circuits for Optical Systems : Transimpedance Amplifier (TIA) Jin-Sung Youn

High-Speed Circuits & Systems Laboratory Electronic Circuits for Optical Systems : Transimpedance Amplifier (TIA) Jin-Sung Youn
Applying the Furaxa IP Core to UltraWideBand A novel method of pulse generation yields dramatic engineering, manufacturing and market advantages.

Applying the Furaxa IP Core to UltraWideBand A novel method of pulse generation yields dramatic engineering, manufacturing and market advantages.
PilJae Park 2/23/2007 Slide 1 Transmit/Receive (T/R) Switch Topology Comparison Series-series Topology Series-shunt Topology High impedance block  In.

PilJae Park 2/23/2007 Slide 1 Transmit/Receive (T/R) Switch Topology Comparison Series-series Topology Series-shunt Topology High impedance block  In.
Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase,

Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase,
Microwave Engineering/Active Microwave Devices 9-13 September 2006 1 Semiconductor Microwave Devices Major Applications Substrate Material Frequency Limitation.

Microwave Engineering/Active Microwave Devices 9-13 September Semiconductor Microwave Devices Major Applications Substrate Material Frequency Limitation.
Self-Biased, High-Bandwidth, Low- Jitter 1-to-4096 Multiplier Clock Generator PLL Based on a presentation by: John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie.

Self-Biased, High-Bandwidth, Low- Jitter 1-to-4096 Multiplier Clock Generator PLL Based on a presentation by: John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie.
A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,

A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,
Radar and EW Sub-Systems Saurabh Sinha Thursday, 27 August 2015 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical,

Radar and EW Sub-Systems Saurabh Sinha Thursday, 27 August 2015 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical,
04/26/05 Anthony Singh, Carleton University, 2005 1 MCML - Fixed Point - Integer Divider Presentation #2 High-Speed Low Power VLSI – Prof. Shams By Anthony.

04/26/05 Anthony Singh, Carleton University, MCML - Fixed Point - Integer Divider Presentation #2 High-Speed Low Power VLSI – Prof. Shams By Anthony.
Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.

Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.

Similar presentations

Ads by Google