Presentation is loading. Please wait.

Presentation is loading. Please wait.

Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 1.

Published byRylie Sarsfield Modified over 9 years ago

Similar presentations

Presentation on theme: "Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 1."— Presentation transcript:

1 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 1

2 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 2 Main program code Interrupt code Interrupt Interrupt return

3 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 3  ARM runs in 1 of 6 modes  each mode has (some) unique registers  mode is available to outside world (fi: for a memory managment unit – not in LPC2106)  current mode is in the CPSR register  2 ‘normal’ interrupts: IRQ, FIQ

4 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 4 ARM User Programming model r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 (PC) CPSR 31 0 N Z C V r13: stack pointer r14: link register 31 0 Status register mode

5 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 5 All ARM registers 

6 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 6  switch to the interrupt mode (IRQ or FIQ) (this switches to the new set of registers!)  copy PC to LR  copy CPSR to SPSR  set PC to start of interrupt code (fixed) notes:  Almost the same as a procedure call (BL)  no use of the stack  No (automatic) saving of registers

7 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 7  ‘normal’ interrupts  Private LR (of course)  Private SP  no other private registers (must save users registers)

8 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 8  typically used for ‘simple & fast’ processing  Private LR (of course)  Private SP  Private R6.. R12  Low latency:  no need to save user’s registers  no need to initialise FIQ registers!

9 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 9  Vectored Interrupt Controller  between interrupt sources and the ARM core  handles: priorities and vectoring http://www.arm.com/pdfs/DDI0181E_vic_pl190_r1p2_trm.pdf

10 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 10 1.FIQs 2.Vectored IRQs 3.Non-vectored IRQs While the code for an interrupt is running lower interrupts are blocked  The interrupt code must inform the VIC when its done!

11 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 11 Each  FIQ  vectored IRQ has a unique vector. In most cases this will be the start address of the code that handles the interrupt. All non-vectored IRQs share one vector, the interrupt code must inquire which interrupt has occured.

12 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 12  32 sources possible  16 hardware sources implemented on an LPC 2106

13 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 13

14 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 14 I

15 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 15 I

16 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 16 I

17 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 17

18 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 18 I

19 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 19

20 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 20 I

21 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 21

22 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 22  16 vector slots  0 has highest priority, 15 lowest  each slot contains  enable bit  the interrupt source (0..31)  the vector address (32 bits)

23 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 23 I

24 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 24

25 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 25 I

26 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 26 This is not mentioned in the Philips manuals 

27 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 27  probably: reserve and set the interrupt stack  make sure the hardware vector points to your code  configure the peripheral to generate interrupts  enable the interrupt source  select FIQ or IRQ  (vectored) set source, enable, vector  (non-vectored IRQ) set default vector  enable interrupts

28 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 28 ldrr2, = … mrsr0, cpsr@ Original PSR value bicr0, r0, #0x1F@ Clear the mode bits orrr0, r0, #0x12 @ Set IRQ mode bits msrcpsr_c, r0@ Change the mode movsp, r2 bicr0, r0, #0x1F@ Clear the mode bits orrr0, r0, #0x13@ Set Supervisor bits msrcpsr_c, r0@ Change the mode

29 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 29 ldrpc, =ResetHandler@ reset vector ldrpc, =ResetHandler@ undefined instruction ldrpc, =ResetHandler@ software interrupt ldrpc, =ResetHandler@ prefetch abort ldrpc, =ResetHandler@ data abort ldrpc, =ResetHandler@ reserved ldrpc, [pc, #-0xFF0]@ IRQ. load vector @ from VICVectAddr ldrpc, =ResetHandler@ FIQ

30 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 30  (probably) save registers  do what you have to do  clear the interrupt source  write to VicVectAddr  return: subspc, lr, #4

31 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 31 Why?  protect data that is used by both main and interrupts  protect code that must execute with a fixed timing

32 Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 32 __disable_interrupts: mrsr0, CPSR orrr0, r0, #0x80@ disable IRQ interrupts msrCPSR_fsxc, r0 movpc, lr __enable_interrupts: mrsr0, CPSR bicr0, r0, #0x80@ enable IRQ interrupts msrCPSR_fsxc, r0 movpc, lr

Download ppt "Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 1."

Similar presentations

1/1/ / faculty of Electrical Engineering eindhoven university of technology Memory Management and Protection Part 3:Virtual memory, mode switching, 80286.

1/1/ / faculty of Electrical Engineering eindhoven university of technology Memory Management and Protection Part 3:Virtual memory, mode switching,
More on Processes Chapter 3. Process image _the physical representation of a process in the OS _an address space consisting of code, data and stack segments.

More on Processes Chapter 3. Process image _the physical representation of a process in the OS _an address space consisting of code, data and stack segments.
Wat gaan we doen? harhaling data types

Wat gaan we doen? harhaling data types
ECE 353 Introduction to Microprocessor Systems

ECE 353 Introduction to Microprocessor Systems
Lab III Real-Time Embedded Operating System for a SoC System.

Lab III Real-Time Embedded Operating System for a SoC System.
Exceptions. Exception Types Exception Handling Vectoring Interrupts Interrupt Handlers Interrupt Priorities Interrupt applications 6-2.

Exceptions. Exception Types Exception Handling Vectoring Interrupts Interrupt Handlers Interrupt Priorities Interrupt applications 6-2.
Interrupts Chapter 8 – pp 209-214 Chapter 10 – pp 258-264 Appendix A – pp 537 & 543-545.

Interrupts Chapter 8 – pp Chapter 10 – pp Appendix A – pp 537 &
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.

1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 1  pak het project tint.zip.

Computertechniek Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology 1  pak het project tint.zip.
Chapter 12: Software interrupts (SWI) and exceptions

Chapter 12: Software interrupts (SWI) and exceptions
LOGO Chapter 1 Interrupt handling. hardware interrupt Under x86, hardware interrupts are called IRQ's. When the CPU receives an interrupt, it stops whatever.

LOGO Chapter 1 Interrupt handling. hardware interrupt Under x86, hardware interrupts are called IRQ's. When the CPU receives an interrupt, it stops whatever.
CSS 372 Lecture 1 Course Overview: CSS 372 Web page Syllabus Lab Ettiquette Lab Report Format Review of CSS 371: Simple Computer Architecture Traps Interrupts.

CSS 372 Lecture 1 Course Overview: CSS 372 Web page Syllabus Lab Ettiquette Lab Report Format Review of CSS 371: Simple Computer Architecture Traps Interrupts.
Introduction To The ARM Microprocessor

Introduction To The ARM Microprocessor
Chapter 7 Interupts DMA Channels Context Switching.

Chapter 7 Interupts DMA Channels Context Switching.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.

Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Hardware Support for Operating Systems Sunny Gleason Vivek Uppal COM S 414

Hardware Support for Operating Systems Sunny Gleason Vivek Uppal COM S 414
Computer System Structures memory memory controller disk controller disk controller printer controller printer controller tape-drive controller tape-drive.

Computer System Structures memory memory controller disk controller disk controller printer controller printer controller tape-drive controller tape-drive.
1 Interrupts INPUT/OUTPUT ORGANIZATION: Interrupts CS 147 JOKO SUTOMO.

1 Interrupts INPUT/OUTPUT ORGANIZATION: Interrupts CS 147 JOKO SUTOMO.
1 COMP541 Interrupts, DMA, Serial I/O Montek Singh April 24, 2007.

1 COMP541 Interrupts, DMA, Serial I/O Montek Singh April 24, 2007.
ARM 7 Datapath. Has “BIGEND” input bit, which defines whether the memory is big or little endian Modes: ARM7 supports six modes of operation: (1) User.

ARM 7 Datapath. Has “BIGEND” input bit, which defines whether the memory is big or little endian Modes: ARM7 supports six modes of operation: (1) User.

Similar presentations

Ads by Google