Presentation is loading. Please wait.

Presentation is loading. Please wait.

CMPUT 329 - Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic A: Flip-Flops José Nelson Amaral.

Published byJeanette Fifield Modified over 10 years ago

Similar presentations

Presentation on theme: "CMPUT 329 - Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic A: Flip-Flops José Nelson Amaral."— Presentation transcript:

1 CMPUT 329 - Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic A: Flip-Flops José Nelson Amaral

2 CMPUT 329 - Computer Organization and Architecture II2 Reading Assignment Chapter 7 (sections 7.1, 7.2)

3 CMPUT 329 - Computer Organization and Architecture II3 Gate Delays and Time Diagrams XX’ Time X X’ 11 22

4 CMPUT 329 - Computer Organization and Architecture II4 Oscillating Circuit X Time X

5 CMPUT 329 - Computer Organization and Architecture II5 Oscillating Circuit X Y What are the values of X and Y in this circuit? 1100 0011

6 CMPUT 329 - Computer Organization and Architecture II6 Bistable element zThe simplest sequential circuit zTwo states yOne state variable, say, Q LOWHIGH LOW

7 CMPUT 329 - Computer Organization and Architecture II7 Analog analysis yAssume pure CMOS thresholds, 5V rail yTheoretical threshold center is 2.5 V

8 CMPUT 329 - Computer Organization and Architecture II8 Metastability zMetastability is inherent in any bistable circuit zTwo stable points, one metastable point

9 CMPUT 329 - Computer Organization and Architecture II9 Analog analysis zAssume pure CMOS thresholds, 5V rail zTheoretical threshold center is 2.5 V 2.5 V

10 CMPUT 329 - Computer Organization and Architecture II10 Analog analysis zAssume pure CMOS thresholds, 5V rail zTheoretical threshold center is 2.5 V 2.5 V 2.0 V 4.8 V 2.5 V2.51 V4.8 V0.0 V 5.0 V

11 CMPUT 329 - Computer Organization and Architecture II11 Another look at metastability

12 CMPUT 329 - Computer Organization and Architecture II12 Why all the harping on metastability? yAll real systems are subject to it xProblems are caused by “asynchronous inputs” that do not meet flip-flop setup and hold times. ySevere in high-speed systems since clock periods are so short, “metastability resolution time” can be longer than one clock period. yMany digital designers, products, and companies have been burned by this phenomenom.

13 CMPUT 329 - Computer Organization and Architecture II13 Back to the bistable…. zHow to control it? yControl inputs zS-R latch

14 CMPUT 329 - Computer Organization and Architecture II14 The Set-Reset Latch P Q S R If S=0 and R=0, what are the stable states for this circuit? (i) Assume P=0; 0 0 0 P=0 and Q=1 is stable 1

15 CMPUT 329 - Computer Organization and Architecture II15 The Set-Reset Latch P Q S R If S=0 and R=0, what are the stable states for this circuit? (i) Assume P=0; 0 0 1 (ii) Assume P=1; P=0 and Q=1 is stable 0 P=1 and Q=0 is stable

16 CMPUT 329 - Computer Organization and Architecture II16 The Set-Reset Latch P Q S R If the state is P=1 and Q=0, and the input S changes to 1, what happens? 0 0 1 0 1 0 1 The new stable state is P=0 and Q=1 What happens if S changes to zero now? 0 The state does not change!

17 CMPUT 329 - Computer Organization and Architecture II17 The Set-Reset Latch P Q S R If the state is P=0 and Q=1, and the input R is changed to 1, what happens? 0 0 0 1 1 1 0 The new stable state is P=1 and Q=0 What happens if S changes to zero now? 0 The state does not change!

18 CMPUT 329 - Computer Organization and Architecture II18 The Set-Reset Latch Therefore: - if S changes to 1 for a short period of time, the flip-flop goes to the state P=0, Q=1; - if R changes to 1 for a short period of time, the flip-flop goes to the state P=1, Q=0; We consider Q to be the output of the latch, therefore S is the “Set” input, and R is the “Reset” input. What happens if R and S are 1 at the same time?

19 CMPUT 329 - Computer Organization and Architecture II19 The Set-Reset Latch P Q S R Lets assume that P=0, Q=1 initially and then R and S become 1. 0 0 0 1 1 1 0 The new stable state is P=0 and Q=0 But this is no longer a latch because P is no longer a complement of Q! S=1 and R=1 is not allowed.

20 CMPUT 329 - Computer Organization and Architecture II20 The Set-Reset Latch Q S R Q’ Q R S FF

21 CMPUT 329 - Computer Organization and Architecture II21 The Set-Reset Latch Q Q’ R S FF S(t) R(t) Q(t) 111 XX Q(t+  ) = S(t) + Q(t)R’(t)

22 CMPUT 329 - Computer Organization and Architecture II22 S-R latch operation Metastability is possible if S and R are negated simultaneously.

23 CMPUT 329 - Computer Organization and Architecture II23 S-R latch timing parameters zPropagation delay zMinimum pulse width

24 CMPUT 329 - Computer Organization and Architecture II24 S-R latch symbols

25 CMPUT 329 - Computer Organization and Architecture II25 S-R latch using NAND gates

26 CMPUT 329 - Computer Organization and Architecture II26 S-R latch with enable

27 CMPUT 329 - Computer Organization and Architecture II27 Using an enable S-R latch to build a Trigger Latch T   Q T S’ R’’ S’ R’ FF Q Q’ T What happens if the T input is at 1 for a longer time? The flip-flop oscillates until T goes back to 0.

28 CMPUT 329 - Computer Organization and Architecture II28 D latch

29 CMPUT 329 - Computer Organization and Architecture II29 D-latch operation

30 CMPUT 329 - Computer Organization and Architecture II30 D-latch timing parameters zPropagation delay (from C or D) zSetup time (D before C edge) zHold time (D after C edge)

31 CMPUT 329 - Computer Organization and Architecture II31 Edge-triggered D flip-flop behavior

32 CMPUT 329 - Computer Organization and Architecture II32 Edge-triggered D flip-flop behavior

33 CMPUT 329 - Computer Organization and Architecture II33 D flip-flop timing parameters zPropagation delay (from CLK) zSetup time (D before CLK) zHold time (D after CLK)

34 CMPUT 329 - Computer Organization and Architecture II34 Other D flip-flop variations zNegative-edge triggered zClock enable

35 CMPUT 329 - Computer Organization and Architecture II35 J-K flip-flops

Download ppt "CMPUT 329 - Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic A: Flip-Flops José Nelson Amaral."

Similar presentations

Latches/Flip-Flops. Overview We focuses on sequential circuits – We add memory to the hardware that we’ve already seen Our schedule will be very similar.

Latches/Flip-Flops. Overview We focuses on sequential circuits – We add memory to the hardware that we’ve already seen Our schedule will be very similar.
Sequential Logic ENEL 111. Sequential Logic Circuits So far we have only considered circuits where the output is purely a function of the inputs With.

Sequential Logic ENEL 111. Sequential Logic Circuits So far we have only considered circuits where the output is purely a function of the inputs With.
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.

Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
Flip-Flops Basic concepts. 1/50A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) 3 classes of.

Flip-Flops Basic concepts. 1/50A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) 3 classes of.
BR 8/991 Sequential Systems A combinational system is a system whose outputs depends only upon its current inputs. A sequential system is a system whose.

BR 8/991 Sequential Systems A combinational system is a system whose outputs depends only upon its current inputs. A sequential system is a system whose.
CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi

CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
Computer Architecture CS 215

Computer Architecture CS 215
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 12 Basic (NAND) S – R Latch “Cross-Coupling” two NAND gates gives the S -R Latch:

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 12 Basic (NAND) S – R Latch “Cross-Coupling” two NAND gates gives the S -R Latch:
1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.

1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.
Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.

Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Fall 2004EE 3563 Digital Systems Design EE 3563 Sequential Logic Design Principles  A sequential logic circuit is one whose outputs depend not only on.

Fall 2004EE 3563 Digital Systems Design EE 3563 Sequential Logic Design Principles  A sequential logic circuit is one whose outputs depend not only on.
Introduction to Sequential Logic Design Bistable elements Latches.

Introduction to Sequential Logic Design Bistable elements Latches.
1 Sequential Systems A combinational system is a system whose outputs depend only upon its current inputs. A sequential system is a system whose outputs.

1 Sequential Systems A combinational system is a system whose outputs depend only upon its current inputs. A sequential system is a system whose outputs.
ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.

ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.
1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.

1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.

Similar presentations

Ads by Google