Presentation is loading. Please wait.

Presentation is loading. Please wait.

Transmission Line Network For Multi-GHz Clock Distribution Hongyu Chen and Chung-Kuan Cheng Department of Computer Science and Engineering, University.

Published byKatarina Ligons Modified over 9 years ago

Similar presentations

Presentation on theme: "Transmission Line Network For Multi-GHz Clock Distribution Hongyu Chen and Chung-Kuan Cheng Department of Computer Science and Engineering, University."— Presentation transcript:

1 Transmission Line Network For Multi-GHz Clock Distribution Hongyu Chen and Chung-Kuan Cheng Department of Computer Science and Engineering, University of California, San Diego January 2005

2 Outline Introduction Problem formulation Skew reduction effect of transmission line shunts Optimal sizing of multilevel network Experimental results

3 Motivation Clock skew caused by parameter variations consumes increasingly portion of clock period in high speed circuits RC shunt effect diminishes in multiple- GHz range Transmission line can lock the periodical signals Difficult to analysis and synthesis network with explicit non-linear feedback path

4 Related Work (I) I. Galton, D. A. Towne, J. J. Rosenberg, and H. T. Jensen, “Clock Distribution Using Coupled Oscillators,” in Prof. of ISCAS 1996, vol. 3, pp.217-220 Transmission line shunts with less than quarter wavelength long can lock the RC oscillators both in phase and magnitude

5 Related work (II) V. Gutnik and A. P. Chandraksan, “Active GHz Clock Network Using Distributed PLLs,” in IEEE Journal of Solid-State Circuits, pp. 1553-1560, vol. 35, No. 11, Nov. 2000 Active feedback path using distributed PLLs Provable stability under certain conditions

6 Related work (III) F. O’Mahony, C. P. Yue, M. A. Horowitz, and S. S. Wong, “Design of a 10GHz Clock Distribution Network Using Coupled Standing-Wave Oscillators,” in Proc. of DAC, pp. 682-687, June 2003 Combined clock generation and distribution using standing wave oscillator Placing lamped transconductors along the wires to compensate wire loss

7 Related work (IV) J. Wood, et al., “Rotary Traveling-Wave Oscillator Arrays: A New Clock Technology” in IEEE JSSC, pp. 1654-1665, Nov. 2001 Clock signals generated by traveling waves The inverter pairs compensate the resistive loss and ensure square waveform

8 Our contributions Theoretical study of the transmission line shunt behavior, derive analytical skew equation Propose multi-level spiral network for multi-GHz clock distribution Convex programming technique to optimize proposed multi-level network. The optimized network achieves below 4ps skew for 10GHz rate

9 Problem Formulation Inductance diminishes shunt effect Transmission line shunts with proper tailored length can reduce skew Differential sine waves Variation model Hybrid h-tree and shunt network Problem statement

10 Inductance Diminishes Shunt Effects f(GHz)0.511.5233.545 skew(ps)3.94.25.87.59.9131726 0.5um wide 1.2 cm long copper wire Input skew 20ps

11 Wavelength Long Transmission Line Synchronizes Two Sources

12 Differential Sine Waves Sine wave form simplifies the analysis of resonance phenomena of the transmission line Differential signals improve the predictability of inductance value Can convert the sine wave to square wave at each local region

13 Model of parameter variations Process variations Variations on wire width and transistor length Linear variation model d = d 0 + k x x+k y y Supply voltage fluctuations Random variation (  10%) Easy to change to other more sophisticated variation models in our design framework

14 Multilevel Transmission Line Spiral Network

15 Problem Statement Formulation A: Given: model of parameter variations Input: H-tree and n -level spiral network Constraint: total routing area Object function: minimize skew Output: optimal wire width of each level spiral Formulation B: Constraint: skew tolerance Object function: minimize total routing area

16 Skew Reduction Effect of Transmission Line Shunts Two sources case Circuit model and skew expression Derivation of skew function Spice validation Multiple sources case Random skew model Skew expression Spice validation

17 Transmission line Shunt with Two Sources Transmission Line with exact multiple wave length long Large driving resistance to increase reflection

18 Spice Validation of Skew Equation

19 Multiple Sources Case Random model: Infinity long wire Input phases uniformly distribution on [0, Φ]

20 Configuration of Wires Coplanar copper transmission line height: 240nm, separation: 2um, distance to ground: 3.5um, width( w ): 0.5 ~ 40um Use Fasthenry to extract R,L Linear R/L~ w Relation R/L = a/w+b

21 Optimal Sizing of Spiral Wires Lemma: is a convex function on, where, k is a positive constant. Min: S.t.: Impose the minimal wire width constraint for each level spiral, such that the cost function is convex

22 Optimal Sizing of Spiral Wires Theorem: The local optimum of the previous mathematical programming is the global optimum. Many numerical methods (e.g. gradient descent) can solve the problem We use the OPT-toolkit of MATLAB to solve the problem

23 Experimental Results Set chip size to 2cm x 2cm Clock frequency 10.336GHz Synthesize H-tree using P-tree algorithm Set the initial skew at each level using SPICE simulation results under our variation model Use FastHenry and FastCap to extract R,L,C value Use W-elements in HSpice to simulate the transmissionlin

24 Optimized Wire Width Total Area W1 (um)W2 (um)W3 (um)Skew M (ps) Skew S (ps) Impr.(%) 000023.15 0% 0.51.70017.79620.5013% 11.93081.0501012.83814.76413% 32.57511.31041.32948.60878.730915% 52.90433.75592.32956.20156.316916% 103.19194.50296.86514.27555.213118% 153.67226.130310.8912.49173.518229% 204.07047.500115.0721.70702.650137% 254.40408.697919.3591.28042.124340%

25 Simulated Output Voltages Transient response of 16 nodes on transmission line Signals synchronized in 10 clock cycles

26 Simulated Output voltages Steady state response: skew reduced from 8.4ps to 1.2ps

27 Power Consumption Area345710152025 PM(mw)0.40.50.70.91.01.41.51.6 PS(mw)0.831.52.12.643.044.77.28.3 reduce(%)4867 6667707981 PM: power consumption of multilevel mesh PS: power consumption of single level mesh

28 AreaSkew-SSkew-M Ave.WorstAve.Worst Impr(%) 028.436.528.436.50% 39.7512.338.759.0711% 57.329.066.556.9112% 106.318054.415.4130% 155.037.332.814.9344% 253.834.611.723.0655% Skew with supply fluctuation

29 Conclusion and Future Directions Transmission line shunts demonstrate its unique potential of achieving low skew low jitter global clock distribution under parameter variations Future Directions Exploring innovative topologies of transmission line shunts Design clock repeaters and generators Actual layout and fabrication of test chip

30 Derivation of Skew Function Assumptions i) G=0; ii) ; iii) Interpretation of assumptions i) ignores leakage loss ii) assumes impedance of wire is inductance dominant (true for wide wire at GHz) iii) initial skew is small

31 Derivation of Skew Function V i,j : Voltage of node 1 caused by source V sj independently Φ : Initial phase shift (skew) : Resulted skew Loss causes skew Lossless line: V 1,2 =V 2,2, V 2,1 =V 1,1 Zero skew

32 Derivation of Skew Function Summing up all the incoming and reflected waveforms to get V i,j Using first order Taylor expansion and to simplify the derivation Utilizing the geometrical relation in the previous figure, we get

Download ppt "Transmission Line Network For Multi-GHz Clock Distribution Hongyu Chen and Chung-Kuan Cheng Department of Computer Science and Engineering, University."

Similar presentations

EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.

EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.

Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
Chapter 7 Operational-Amplifier and its Applications

Chapter 7 Operational-Amplifier and its Applications
4/22/2015 1 Clock Network Synthesis Prof. Shiyan Hu Office: EREC 731.

4/22/ Clock Network Synthesis Prof. Shiyan Hu Office: EREC 731.
FPGA Latency Optimization Using System-level Transformations and DFG Restructuring Daniel Gomez-Prado, Maciej Ciesielski, and Russell Tessier Department.

FPGA Latency Optimization Using System-level Transformations and DFG Restructuring Daniel Gomez-Prado, Maciej Ciesielski, and Russell Tessier Department.
1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.

1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.
Fundamentals of Electric Circuits Chapter 10 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Fundamentals of Electric Circuits Chapter 10 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Prof. Chung-Kuan Cheng 1.

CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Prof. Chung-Kuan Cheng 1.
Chapter 5 Interconnect RLC Model n Efficient capacitance model Efficient inductance model Efficient inductance model RC and RLC circuit model generation.

Chapter 5 Interconnect RLC Model n Efficient capacitance model Efficient inductance model Efficient inductance model RC and RLC circuit model generation.
Lecture 8: Clock Distribution, PLL & DLL

Lecture 8: Clock Distribution, PLL & DLL
Clock Distribution Scheme using Coplanar Transmission Lines Victor Cordero Sunil P Khatri Department of ECE Texas A&M University

Clock Distribution Scheme using Coplanar Transmission Lines Victor Cordero Sunil P Khatri Department of ECE Texas A&M University
1 Interconnect and Packaging Lecture 7: Distortionless Communication Chung-Kuan Cheng UC San Diego.

1 Interconnect and Packaging Lecture 7: Distortionless Communication Chung-Kuan Cheng UC San Diego.
Interconnect and Packaging Lecture 2: Scalability

Interconnect and Packaging Lecture 2: Scalability
1 A Single-supply True Voltage Level Shifter Rajesh Garg Gagandeep Mallarapu Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M.

1 A Single-supply True Voltage Level Shifter Rajesh Garg Gagandeep Mallarapu Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M.
Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu (Kevin) Cao 1, Chenming Hu 1, Xuejue Huang 1, Andrew.

Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu (Kevin) Cao 1, Chenming Hu 1, Xuejue Huang 1, Andrew.
UCSD CSE245 Notes -- Spring 2006 CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes Spring 2006 Prof. Chung-Kuan Cheng.

UCSD CSE245 Notes -- Spring 2006 CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes Spring 2006 Prof. Chung-Kuan Cheng.
A Global Minimum Clock Distribution Network Augmentation Algorithm for Guaranteed Clock Skew Yield A. B. Kahng, B. Liu, X. Xu, J. Hu* and G. Venkataraman*

A Global Minimum Clock Distribution Network Augmentation Algorithm for Guaranteed Clock Skew Yield A. B. Kahng, B. Liu, X. Xu, J. Hu* and G. Venkataraman*
Statistical Gate Delay Calculation with Crosstalk Alignment Consideration Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego

Statistical Gate Delay Calculation with Crosstalk Alignment Consideration Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego
1 Enhancing Performance of Iterative Heuristics for VLSI Netlist Partitioning Dr. Sadiq M. Sait Dr. Aiman El-Maleh Mr. Raslan Al Abaji. Computer Engineering.

1 Enhancing Performance of Iterative Heuristics for VLSI Netlist Partitioning Dr. Sadiq M. Sait Dr. Aiman El-Maleh Mr. Raslan Al Abaji. Computer Engineering.
RLC Interconnect Modeling and Design Students: Jinjun Xiong, Jun Chen Advisor: Lei He Electrical Engineering Department Design Automation Group (http://eda.ee.ucla.edu)

RLC Interconnect Modeling and Design Students: Jinjun Xiong, Jun Chen Advisor: Lei He Electrical Engineering Department Design Automation Group (

Similar presentations

Ads by Google