1. ADC and DAC

2. Reason for Signal Conversion digital AD2 DA1

3. Topics Analog to Digital Conversion Digital to Analog Conversion

4. Analog to Digital Conversion

5. Digilent’s PMODAD2

6. Schematic of PMOD AD2 PMODAD2 uses AD7991 from Analog Devices

7. Successive Approximation ADC 1.The analog input voltage (VIN) is held on a track/hold. 2.The N-bit register is first set to midscale (that is, 100....00, where the MSB is set to 1). This forces the DAC output (VDAC) to be VREF/2. A comparison is then performed to determine if VIN is less than, or greater than, VDAC. If VIN is greater than VDAC, the comparator output is a logic high, or 1, and the MSB of the N-bit register remains at 1. Conversely, if VIN is less than VDAC, the comparator output is a logic low.

8. Successive Approximation ADC 3. The SAR control logic then moves to the next bit down, forces that bit high, and does another comparison. The sequence continues all the way down to the LSB. 4. Once this is done, the conversion is complete and the N-bit digital word is available in the register.

9. Graphical Illustration The y-axis (and the bold line in the figure) represents the DAC output voltage. In the example, the first comparison shows that V IN < V DAC. Thus, bit 3 is set to 0. The DAC is then set to 0100 2 and the second comparison is performed. As V IN > V DAC, bit 2 remains at 1. The DAC is then set to 0110 2, and the third comparison is performed. Bit 1 is set to 0, and the DAC is then set to 0101 2 for the final comparison. Finally, bit 0 remains at 1 because V IN > V DAC.

10. Analog to Digital Conversion Using a Capacitive DAC

11. During Acquisition Stage

12. Signal Conversion (1) (-Vin)

13. Signal Conversion (2) (-Vin+V REF /2) The comparator output yields a logic 1 if VCOMMON ½ × VREF). The comparator output yields logic 0 if VIN < ½ × VREF. If the comparator output is logic 1, then the bottom plate of the MSB capacitor stays connected to VREF. Otherwise, the bottom plate of the MSB capacitor is connected back to ground.

14. Signal Conversion (3) (-Vin+V REF /2) This slide assumes that MSB is a 1. In general, V COMMON = -V IN + B N-1 × V REF /2 + B N-2 × V REF /4 + B N-1 × V REF /8 +... + B0 × V REF /2 N-1

15. Digielent’s DA1

16. Current Steering DAC

17. Current Steering DAC (2)

18. Current Steering DAC (3)

19. R2R 3-Bit Digital to Analog Converter 741 Op-Amp Chapter 5