Presentation is loading. Please wait.

Presentation is loading. Please wait.

Pattern Generator Versatile Measuring Equipment Bit to bit customized signals, PRBS, PWM, specifics,... Digital Pulse Delay Generator 16 outputs TTL,

Published byTerence Lambert Modified over 9 years ago

Similar presentations

Presentation on theme: "Pattern Generator Versatile Measuring Equipment Bit to bit customized signals, PRBS, PWM, specifics,... Digital Pulse Delay Generator 16 outputs TTL,"— Presentation transcript:

1

2 Pattern Generator Versatile Measuring Equipment Bit to bit customized signals, PRBS, PWM, specifics,... Digital Pulse Delay Generator 16 outputs TTL, LVTTL, LVCMOS2, ECL… compatible 16 million bits/channel

3 Specifications 10 MHz 1ppm TCXO internal clock, interchangeable on request External clock from 1 Hz to 60 MHz External trigger 16 outputs TTL, LVTTL, LVCMOS2, ECL… compatible Output impedance : 50Ω Rise/fall time < 20ns typ. Overshoot < 100mV + 10% of signal amplitude RMS jitter < 4ns@10MHz Ethernet interface Integrated Graphical Unit Interface Local or remote management

4 Dash Board GUI Dash Board Memory management Output management PatternGeneratorconfiguration

5 Pulse Mode GUI Pulse mode parameters *1 configurable output In pulse mode * Different packages are availalble in order to increase dual mode outputs

6 Pattern Generation GUI Pattern Generation The following pattern 1001110101101001 will be entered as described below : Sub-Pattern 1 : Nb of 0 = 0 & Nb of 1 = 1 Sub-Pattern 2 : Nb of 0 = 2 & Nb of 1 = 3 Sub-Pattern 3 : Nb of 0 = 1 & Nb of 1 = 1 Sub-Pattern 4 : Nb of 0 = 1 & Nb of 1 = 2 Sub-Pattern 5 : Nb of 0 = 1 & Nb of 1 = 1 Sub-pattern 6 : Nb of 0 = 2 & Nb of 1 = 1

7 Output levels GUI Output levels +3V -2.5V 0V Offset = 1 Offset = 255 LVTTL ECL TTL, LVTTL, LVCMOS2, ECL…compatible +5V max

8 Packages ♦ ♦ Reconfiguration by simple firmware reprogrammation. ♦ ♦ Different packages already available: ♦ ♦ 16 outputs in « PATTERN » mode with 1 output being configurable in « PULSE » mode, ♦ ♦ 16 outputs in « PATTERN » mode with 8 outputs being configurable in « PULSE » mode, ♦ ♦ 16 outputs in « PULSE » mode only. A Versatile Equipement

9 Applications ♦ ♦ Laboratory Equipment synchronisation (PRBS, BERT,…). ♦ ♦ Functional check, debug : Ability to generate digital stimuli in order to simulate specific test conditions during conception… Applications

10 Codes CL06MIXTE08V0100 (software package) 16 outputs in « PATTERN » mode including 8 running in dual mode CL05PATGEN0200 PatternGenerator V2.0 Purchase codes CL06PULSE16V0100 (software package) 16 outputs running exclusively in « PULSE » mode CL06MIXTE01V0100 (software package) 16 outputs in «PATTERN » mode including 1 running in dual mode

Download ppt "Pattern Generator Versatile Measuring Equipment Bit to bit customized signals, PRBS, PWM, specifics,... Digital Pulse Delay Generator 16 outputs TTL,"

Similar presentations

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
Dorian’s TS1 Systemes Electroniques students CONCEPTION OF A DIGITAL TO ANALOG CONVERSION BOARD Objective : To conceive a Digital to Analog conversion.

Dorian’s TS1 Systemes Electroniques students CONCEPTION OF A DIGITAL TO ANALOG CONVERSION BOARD Objective : To conceive a Digital to Analog conversion.
Internal Logic Analyzer Final presentation-part B

Internal Logic Analyzer Final presentation-part B
MEG Experiments Stimulation and Recording Setup Educational Seminar Institute for Biomagnetism and Biosignalanalysis February 8th, 2005.

MEG Experiments Stimulation and Recording Setup Educational Seminar Institute for Biomagnetism and Biosignalanalysis February 8th, 2005.
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:

Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
1 Alan Rux Electrical and Computer Engineering Department University of Massachusetts Lowell Campus Analog Discovery Design Kit Analog Discovery Design.

1 Alan Rux Electrical and Computer Engineering Department University of Massachusetts Lowell Campus Analog Discovery Design Kit Analog Discovery Design.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
(Voice Activated Home Control System). Project Summary Control any IR activated device –Via voice command Learnable –Learn IR Code –Learn Voice Command.

(Voice Activated Home Control System). Project Summary Control any IR activated device –Via voice command Learnable –Learn IR Code –Learn Voice Command.
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.

Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.

Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
A compact, low power digital CDS CCD readout system.

A compact, low power digital CDS CCD readout system.
26 February 2009Dietrich Beck FPGA Solutions... FPGA and LabVIEW Pattern Generator Multi-Channel-Scaler.

26 February 2009Dietrich Beck FPGA Solutions... FPGA and LabVIEW Pattern Generator Multi-Channel-Scaler.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.

3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.

Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia.

Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia.
DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.

DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.

TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Author Wayne M. Koski EVLA Monitor & Control Software PDR May 14 & 15, 2002 1 EVLA Monitor and Control Module Interface Board (MIB) Design.

Author Wayne M. Koski EVLA Monitor & Control Software PDR May 14 & 15, EVLA Monitor and Control Module Interface Board (MIB) Design.

Similar presentations

Ads by Google