Presentation is loading. Please wait.

Presentation is loading. Please wait.

Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE.

Published byMorris George Modified over 9 years ago

Similar presentations

Presentation on theme: "Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE."— Presentation transcript:

1 Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE Department, abk@ucsd.edu † Sanera Systems, Inc., muddu@sanera.net ‡ Cadence Design Systems, npol@cadence.com * Sun Microsystems, dv@eng.sun.com

2 KMPV2001 2 Outline of Talk Signal Integrity Issues Previous Works Our Contributions –Transformed  Model for Segmented Aggressors –Multiple Aggressors Simulation Results Conclusions

3 KMPV2001 3 Outline of Talk Signal Integrity Issues Previous Works Our Contributions –Transformed  Model for Segmented Aggressors –Multiple Aggressors Simulation Results Conclusions

4 KMPV2001 4 Interconnect Induced Issues –scaled linewidths, increased aspect ratios, larger die sizes greater wire and via RC, electromigration, IR drop, skin effect –more metal layers higher coupling to ground ratio –long wider metal wires magnetic field / inductance Process Induced Issues –low device thresholds, low V DD increased susceptibility to low noise margins Design Induced Issues –high frequency faster slew times, inductive effects, ground bounce Factors Affecting Signal Integrity

5 KMPV2001 5 Focus: Crosstalk Issues Cross talk caused by coupling between neighboring signals –Victim Net: Net being affected by coupling –Aggressor Net: Net affecting victim net due to its coupling to victim Coupling capacitance is one of major contributors Functionality Issues –peak noise false switching of noise sensitive nodes in the design Timing Issues –positive/negative delay impact due to crosstalk –issues with timing closure Motivation: find coupling related noise issues ASAP!! –In general, find signal integrity problem earlier in design –provide sufficient conditions for finding problem

6 KMPV2001 6 Outline of Talk Signal Integrity Issues Previous Works Our Contributions –Transformed  Model for Segmented Aggressors –Multiple Aggressors Simulation Results Conclusions

7 KMPV2001 7 Previous Works on Crosstalk Vittal et. al., 97: L model; step input; ignore R int, C int Kawaguchi et. al., 98: diffusion equations; step input; same peak noise expressions as Vittal Nakagawa et. al., 98: L model; assumptions about peak noise time Shepard et. al., 97: L model; ignores R and C of aggressors; uses ramp with heuristics; does full chip simulation Kahng et. al., 99:  model; Assume single, full length aggressor

8 KMPV2001 8 Previous Works on Crosstalk Circuit models issues –use lumped capacitance models –cannot handle segmented aggressors configurations Noise models issues –estimations very pessimistic –assumptions about R and C –some are simulation based

9 KMPV2001 9 Outline of Talk Signal Integrity Issues Previous Works Our Contributions –Transformed  Model for Segmented Aggressors –Multiple Aggressors Simulation Results Conclusions

10 KMPV2001 10 Our Work Improved circuit model for peak noise –facilitates segmented aggressors –superposition for multiple aggressors Methodology –for coupled RC interconnects only –takes drivers into account –considers slew times –considers lumped  -Model –considers both local and global line

11 KMPV2001 11 Circuit Model Two parallel coupled lines Aggressor - Green; Victim - Red Coupling capacitance - C c Supply voltages - V s1, V s2 Aggressor Line Victim Line V s1 V s2 Driver 1 Driver 2 Load 1 Load 2 CcCc

12 KMPV2001 12 Lumped  - Model C B V s1 V s2 R d2 C c1 D A RaRa RvRv C L1 Aggressor Line Victim Line R d1 C c2 Cg v1 Cg v2 C L2 Cg a1 Cg a2 R d1, R d2 : Driver Resistances Cg v1, Cg v2 : Leg of  model for ground cap for victim Cg a1, Cg a2 : Leg of  model for ground cap for aggressor R a, R v : Wire resistances of used in the model C c1, C c2 : Left and right leg of  model for coupling cap C L1, C L2 : Load caps

13 KMPV2001 13 Peak Noise For  Model V peak is given at v c ( t peak ) where

14 KMPV2001 14 Segmented Aggressor Nets Simple lumped model deficiencies for general case –general case is when aggressor and victim nets are not overlapped completely –for segmented aggressor overlaps, lumped model gives pessimistic results Extensions to lumped model for general case –improved victim wire and victim driver resistance modeling –improved victim coupling and ground capacitance modeling For multiple segmented aggressor nets coupling to victim net, use superposition to compute noise peak value

15 KMPV2001 15 Segmented Aggressor Net Configuration L1 = Left fraction of Victim to the Aggressor Overlap L2 = Fraction of Victim overlapped by Aggressor L3 = Right fraction of Victim to the Aggressor Overlap R dA (R dV ) = Aggressor(Victim) Driver Resistance R wA (Rw V ) = Aggressor(Victim) Wire Resistance C gA (C gV ) = Aggressor(Victim) Capacitance to ground C LA (C LV ) = Aggressor(Victim) Load Capacitance Cc = Coupling Capacitance C LV VAVA Aggressor Net L3 L2 L1 L1+ L2+ L3 = 1 R dA R dV R WA C LA R WV C gV C gA Victim Net C R dA

16 KMPV2001 16 Victim wire resistance modeling –Wire resistance to left and right of overlap region not considered part of wire resistance in the  model –Assumed proportional to length of the victim net overlap region with the aggressor, I.e., R v = R wv * L2 Victim driver resistance modeling –Assumed to consist of the actual driver resistance and the resistance of portion of wire to the left of the overlap region, I.e., R d2 = R dv +R wv * L1 Victim Resistance Modeling

17 KMPV2001 17 Non Uniform Coupling Capacitance Distribution Coupling capacitance distribution in model and real circuit –In real circuit, coupling capacitance starts L1 distance away from the keeper end of the victim net –In the model, the left leg of the coupling capacitance is at the keeper end of the victim net Discrepancy between model and real circuit –In real circuit, capacitance is shielded by the wire resistance –In the model, the keeper end of the victim net is at zero potential –This causes more discharge from the left leg of coupling cap Solution –Lower the coupling cap on the keeper end of the victim net in the model –Keep it pessimistic (don’t worry about receiver end correction) C c1 = 0.5 * C c * (1-L1) C c2 = 0.5 * C c * (1+L1)

18 KMPV2001 18 Non Uniform Victim Ground Cap Distribution Ground capacitance distribution / discrepancy –In real circuit, the ground capacitance is distributed all along the victim wire –In the model, the ground capacitance is visible equally at driver and receiver end of the wire Solution –Make left (right) leg of ground cap account for the ground cap for the portion of the victim wire to the left (right) of the overlap region –Adjust total ground capacitance such that the total ground capacitance is not changed Cg v1 = 0.5* C gv * (1+L1-L3) Cg v2 = 0.5* C gv * (1-L1+L3)

19 KMPV2001 19 Outline of Talk Signal Integrity Issues Previous Works Our Contributions –Transformed  Model for Segmented Aggressors –Multiple Aggressors Simulation Results Conclusions

20 KMPV2001 20 Multiple Aggressors In real life layouts, need to see contributions of not more than 3 worst aggressors Our model report noise by superposition for individual aggressor’s noise contribution Noise function due to each aggressor is added in time domain to obtain the superimposed peak noise Could potentially be huge number of aggressor configurations Presented results for two and three aggressors

21 KMPV2001 21 Outline of Talk Signal Integrity Issues Previous Works Our Contributions –Transformed  Model for Segmented Aggressors –Multiple Aggressors Simulation Results Conclusions

22 KMPV2001 22 Criteria –global wires (case 2 and 3) and local wires (case 1 and 4) –different coupling to ground capacitance ratios –The values shown here are corresponding to R int, C int per unit length of the victim wire and coupling cap to the aggressor with L2 assumed equals 1.0 –To compare results for model with spice, we construct multiple  model with 45 nodes in the spice circuit Simulation Configuration

23 KMPV2001 23 Segmented Aggressor Net Configuration 1 L1 = Left fraction of Victim to the Aggressor Overlap = 0.2 L2 = Fraction of Victim overlapped by Aggressor = 0.6 L3 = Right fraction of Victim to the Aggressor Overlap = 0.2 R dA (R dV ) = Aggressor(Victim) Driver Resistance R wA (Rw V ) = Aggressor(Victim) Wire Resistance C gA (C gV ) = Aggressor(Victim) Capacitance to ground C LA (C LV ) = Aggressor(Victim) Load Capacitance Cc = Coupling Capacitance C LV VAVA Aggressor Net L3 L2 L1 L1+ L2+ L3 = 1 R dA R dV R WA C LA R WV C gV C gA Victim Net C R dA

24 KMPV2001 24 Peak Noise Results for Configuration 1 Peak noise results for configuration 1: L1=0.2, L2=0.6, L3=0.2

25 KMPV2001 25 Segmented Aggressor Net Configuration 2 VAVA Aggressor Net L3 L2 R dA R dV R WA R WV C C gv C gA Victim Net C LA L1 = Left fraction of Victim to the Aggressor Overlap = 0.0 L2 = Fraction of Victim overlapped by Aggressor = 0.6 L3 = Right fraction of Victim to the Aggressor Overlap = 0.4 R dA (R dV ) = Aggressor(Victim) Driver Resistance R dA (R dV ) = Aggressor(Victim) Wire Resistance C gA (C gV ) = Aggressor(Victim) Capacitance to ground C gA (C gV ) = Aggressor(Victim) Load Capacitance Cc = Coupling Capacitance L1+ L2+ L3 = L

26 KMPV2001 26 Peak Noise Results for Configuration 2 Peak noise results for configuration 1: L1=0, L2=0.6, L3=0.4

27 KMPV2001 27 Segmented Aggressor Net Configuration 3 C LV VAVA Aggressor Net L2 L1 R dA R dV R WA R WV C C gv C gA Victim Net C LA L1 = Left fraction of Victim to the Aggressor Overlap = 0.4 L2 = Fraction of Victim overlapped by Aggressor = 0.6 L3 = Right fraction of Victim to the Aggressor Overlap = 0.0 R dA (R dV ) = Aggressor(Victim) Driver Resistance R dA (R dV ) = Aggressor(Victim) Wire Resistance C gA (C gV ) = Aggressor(Victim) Capacitance to ground C gA (C gV ) = Aggressor(Victim) Load Capacitance Cc = Coupling Capacitance L1+ L2+ L3 = L

28 KMPV2001 28 Peak Noise Results for Configuration 3 Peak noise results for configuration 1: L1=0.4, L2=0.6, L3=0

29 KMPV2001 29 Peak Noise Results for Two Aggressor Peak noise results for two aggressors configurations. Aggressor1: L1=0, L2=0.6, L3=0.4; Aggressor2: L1=0.4, L2=0.6, L3=0

30 KMPV2001 30 Peak Noise Results for Three Aggressors Peak noise results for three aggressors configurations. Aggressor1: L1=0, L2=0.6, L3=0.4; Aggressor2: L1=0.2, L2=0.6, L3=0.2; Aggressor3: L1=0.6, L2=0.4, L3=0

31 KMPV2001 31 Outline of Talk Signal Integrity Issues Previous Works Our Contributions –Transformed  Model for Segmented Aggressors –Multiple Aggressors Simulation Results Conclusions

32 KMPV2001 32 Conclusions Model works for point to point victim net and segmented multiple aggressors Results are accurate for peak noise Pessimism increases with the number of aggressors –One segmented aggressor: 16% max error –Two segmented aggressor: 17% –Three segmented aggressor: 31% Can be used as a quick pruning step in an analytical noise tool

33 KMPV2001 33 Future Work More scalable for large system of aggressors Extension to tree like structures (multiple fanouts) Report pulse width / slew degradation and effective switch factor Form a complete analytical system for post layout noise analysis

Download ppt "Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE."

Similar presentations

EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.

EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
Caleb Serafy and Ankur Srivastava Dept. ECE, University of Maryland

Caleb Serafy and Ankur Srivastava Dept. ECE, University of Maryland
-1- VLSI CAD Laboratory, UC San Diego Post-Routing BEOL Layout Optimization for Improved Time- Dependent Dielectric Breakdown (TDDB) Reliability Tuck-Boon.

-1- VLSI CAD Laboratory, UC San Diego Post-Routing BEOL Layout Optimization for Improved Time- Dependent Dielectric Breakdown (TDDB) Reliability Tuck-Boon.
EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.

EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.
Twisted Pairs Another way to reduce cross-talk is by means of a twisted pair of wires. A twisted pair of wires will be modeled as a cascade of alternating.

Twisted Pairs Another way to reduce cross-talk is by means of a twisted pair of wires. A twisted pair of wires will be modeled as a cascade of alternating.
Efficient Design and Analysis of Robust Power Distribution Meshes Puneet Gupta Blaze DFM Inc. Andrew B. Kahng.

Efficient Design and Analysis of Robust Power Distribution Meshes Puneet Gupta Blaze DFM Inc. Andrew B. Kahng.
Buffer and FF Insertion Slides from Charles J. Alpert IBM Corp.

Buffer and FF Insertion Slides from Charles J. Alpert IBM Corp.
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
1 On Convergence of Switching Windows Computation in Presence of Crosstalk Noise Pinhong Chen* +, Yuji Kukimoto +, Chin-Chi Teng +, Kurt Keutzer* *Dept.

1 On Convergence of Switching Windows Computation in Presence of Crosstalk Noise Pinhong Chen* +, Yuji Kukimoto +, Chin-Chi Teng +, Kurt Keutzer* *Dept.
A Look at Chapter 4: Circuit Characterization and Performance Estimation Knowing the source of delays in CMOS gates and being able to estimate them efficiently.

A Look at Chapter 4: Circuit Characterization and Performance Estimation Knowing the source of delays in CMOS gates and being able to estimate them efficiently.
The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,

The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk Basel Halak, Santosh Shedabale, Hiran Ramakrishnan,
EE466: VLSI Design Lecture 11: Wires

EE466: VLSI Design Lecture 11: Wires
EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.

EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.
Chapter 5 Interconnect RLC Model n Efficient capacitance model Efficient inductance model Efficient inductance model RC and RLC circuit model generation.

Chapter 5 Interconnect RLC Model n Efficient capacitance model Efficient inductance model Efficient inductance model RC and RLC circuit model generation.
Power-Aware Placement

Power-Aware Placement
EE4271 VLSI Design Interconnect Optimizations Buffer Insertion.

EE4271 VLSI Design Interconnect Optimizations Buffer Insertion.
04/11/02EECS 3121 Lecture 26: Interconnect Modeling, continued EECS 312 Reading: 8.2.2, 8.3.4 (text) HW 8 is due now!

04/11/02EECS 3121 Lecture 26: Interconnect Modeling, continued EECS 312 Reading: 8.2.2, (text) HW 8 is due now!
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 15: Interconnects & Wire Engineering Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 15: Interconnects & Wire Engineering Prof. Sherief Reda Division of Engineering,
The Wire Scaling has seen wire delays become a major concern whereas in previous technology nodes they were not even a secondary design issue. Wire parasitic.

The Wire Scaling has seen wire delays become a major concern whereas in previous technology nodes they were not even a secondary design issue. Wire parasitic.
Study of Floating Fill Impact on Interconnect Capacitance Andrew B. Kahng Kambiz Samadi Puneet Sharma CSE and ECE Departments University of California,

Study of Floating Fill Impact on Interconnect Capacitance Andrew B. Kahng Kambiz Samadi Puneet Sharma CSE and ECE Departments University of California,

Similar presentations

Ads by Google