Presentation is loading. Please wait.

Presentation is loading. Please wait.

1 Nanoelectronic Devices based on Silicon MOS structure Prof.C.K.Sarkar IEEE distinguish lecturer Dept of Electronics and Telecommunication Engineering.

Similar presentations


Presentation on theme: "1 Nanoelectronic Devices based on Silicon MOS structure Prof.C.K.Sarkar IEEE distinguish lecturer Dept of Electronics and Telecommunication Engineering."— Presentation transcript:

1 1 Nanoelectronic Devices based on Silicon MOS structure Prof.C.K.Sarkar IEEE distinguish lecturer Dept of Electronics and Telecommunication Engineering Jadavpur University Kolkata- 700032.

2 2  Nanotechnology explores and benefit from quantum phenomenology in the ultimate limit of miniaturization.  At length-scales comparable to atoms and molecules, quantum effects strongly modify properties of matter like “color”, reactivity, magnetic or dipolar moment, … Besides, phenomena characteristic of systems with low dimensionality can be use to control macroscopic properties.  Leading Research efforts in Nanotechnology 1.Quantum confinement 2.Electronic Transport 3.Quantum confinement FUNDAMENTALS OF NANOTECHNOLOGY

3 3 Nanoparticles What Is Nanocrystalline Silicon? What Is Nanocrystalline Silicon? 1. It is similar to amorphous silicon (a-Si) 2. It consists solely of crystalline silicon grains, separated by grain boundaries 3. Nanocrystalline silicon (nc-Si) is an allotropic form of silicon Advantages of nanosilicon over Silicon Advantages of nanosilicon over Silicon 1. It can have a higher mobility due to the presence of the silicon crystallites. 2. Higher dielectric constant than bulk silicon. 3. One of the most important advantages of nanocrystalline silicon, however, is that it has increased stability over a-Si 4. Mainly used in optoelectronics due to direct band gap.

4 4 nc-Si Embedded MOS structure This model consists of Si substrate/ pure SiO2/ Embedded nc- Si layer/ Gate electrode This model consists of Si substrate/ pure SiO2/ Embedded nc- Si layer/ Gate electrode Voltage applied at the gate Terminal Voltage applied at the gate Terminal Electrons tunnel from Si-substrate to gate through these dielectrics. Electrons tunnel from Si-substrate to gate through these dielectrics. Gate Metal nc- Si Layer

5 5 Methodology to be adopted and Innovative aspects  Effective dielectric constant  Effective barrier height  Effective mass  Modification of tunneling probability

6 6 Maxwell – Garnett Effective medium Approximation theory Inclusion particles randomly dispersed in dielectric medium Inclusion particles randomly dispersed in dielectric medium Silicon nanocrystallites spherical in shape. Silicon nanocrystallites spherical in shape.

7 7 Maxwell Garnett Theory embedded systems In a binary composite, if the density of silicon nanocrystals is small, each particle of the component can be treated as being embedded in a large medium of SiO 2.

8 8 Mathematical formulation The effective dielectric function of the composite could be expressed as =Screening factor depends upon the size and orientation of particle. For spherical it is 2. f a = volume fill fraction of the particle

9 9 Tunneling in the model  Low Applied Gate voltage  Direct tunneling  High Applied Gate voltage  Fowler-Nordheim tunneling

10 10 Direct Tunneling V <V < At low field when The barrier becomes Trapezoidal in Shape.

11 11 Direct tunneling Expression From Simmon’s model modified at low field Where α = unit less adjustable parameter depends on effective mass and barrier height.

12 12 Fowler – Nordheim Tunneling At high field when V> The barrier becomes triangular in shape

13 13 Different conditions for Fowler – Nordheim equation qF eff d< Ф b -E 0 For this condition Tunneling probability Where V(x) = -qF s.x x<0

14 14 For this condition V(x)=Ф b -qF eff x 0<x<d Ф b -E 0 < qF eff d< Ф-E 0 Tunneling probability becomes where

15 15  FN tunneling current increases  FN onset voltage decreases  Field emission starts at the low applied voltage. plot of I g -V g curve for 30 nm thickness for both pure SiO 2 and proposed dielectric. Observation

16 16 The plot of ln(J FN /F 2 ) vs. volume fraction at different applied voltages a) 5v b) 10v and c) 15v a b c

17 17 FN Tunneling current probability Tunneling current density Direct Tunneling current density

18 18 Variation of dielectric constant

19 19 Carbon Nanotubes The Carbon nanotube  Electronic structure of Carbon nanotube  The geometry of Carbon nanotube  Electronic properties of carbon nanotube Quantum Modeling & Proposed Design of CNT- Embedded Nanoscale MOSFETs Quantum Modeling & Proposed Design of CNT- Embedded Nanoscale MOSFETs  CNT band structure and electron affinity  CNT mobility model  Carrier concentration  Effective potential due to CNT-Si barrier

20 20 Electronic structure of Carbon nanotube a single atomic layer of graphite consists of 2-D honeycomb structure a single atomic layer of graphite consists of 2-D honeycomb structure it has conducting states at, but only at specific points along certain directions in momentum space at the corners of the first Brillouin zone it has conducting states at, but only at specific points along certain directions in momentum space at the corners of the first Brillouin zone Choosing different axes it can be used as typical metal or semiconductor Choosing different axes it can be used as typical metal or semiconductor

21 21 The geometry of Carbon nanotube ** The lattice constant a= |a 1 | = |a 2 | =  3a c-c Where a c-c is carbon carbon bond length ** The vector describe the circumference of a nanotube C h = na 1 + ma 2 **The chiral angle  = sin -1 {  3m / 2(n 2 +m 2 +mn)}

22 22 Different types of carbon nanotubes  The construction of a nanotube through the rolling up of a graphene sheet leads to three direct verities  These are armchair nanotubes which have  = 30 o  These have an indices of the form (n,n)[n = m].  For  = 0 o zigzag nanotube  The indices of the form (n,0)  For 0 0 <  < 30 0 chiral nanotube Indices of the form (n, m)

23 23 From graphene to carbon nanotube The only discrete wave-vectors are allowed in radical direction and the following condition is The only discrete wave-vectors are allowed in radical direction and the following condition is C h. k = 2  q C h. k = 2  q For an armchair nanotube the circumferential axis lies along x direction, For an armchair nanotube the circumferential axis lies along x direction, |C h | |k x | = 2  q |C h | |k x | = 2  q k x = 2  q /  3na k x = 2  q /  3na For a zigzag nanotube the azimuthal direction lies along the y direction. For a zigzag nanotube the azimuthal direction lies along the y direction. |C h | |k x | = 2  q |C h | |k x | = 2  q k x = 2  q / na k x = 2  q / na

24 24 Electronic property Electronic property the nanotube is metallic or not can be described by the m and n indices with the following rule n = m metallic n – m = 3j metallic n – m  3j semiconducting

25 25 Dependence of semiconducting band gap with diameter The energy gap of semiconducting single walled nanotubes is predicted to be inversely proportional to the diameter of the nanotube The best fit equation is of the form is E g = 2  o a c-c / d  o = 2.25  0.06 eV is a good arrangement shows a fundamental energy gap 0.4 – 0.9 eV which lie in the infrared range

26 26 CNT-Embedded Nanoscale MOSFETs New design a methodology has been developed for modeling nanoscale CNT- MOS-FETs

27 27 Fabrication Procedure  Thin HfAlO film was deposited on the Si substrate by the laser molecular beam epitaxy (MBE)  The ratio of Hf to Al for the ceramic target is 1:2  The commercial CNTs were synthesized by chemical vapor deposition  The diameter and length are about 2 nm and 1.5µm respectively.  Finally another layer of HfAlO was deposited to cover these CNTs and form the structure of HfAlO/CNT/HfAlO/Si.

28 28 Actual structure Pt/8nmHfAlO/CNT/3nmHfA lO/Si IV measured at 77K

29 29 The dielectric constant of CNT is dependent on its symmetry and tube radius Where C~ 1.96 For metallic 2.15 For Semiconducting According to Maxwell- Garnett Theory the effective dielectric constant can be written as Nanotube Parameters Where f is the volume fraction and ε ox is the dielectric constant of HfAlO ε ox =16

30 30 Typical C-V hysteresis characteristics of the CNT based MOS memory devices  Backward C-V curve overlaps forward C-V curve without CNT  A clear hysteresis between subsequent forward and backward C-V curves containing CNTs.  This curve suggests small number of charge carriers are stored inside CNTs. C-V measurement of Embedded Carbon Nanotubes

31 31 Observation Direct tunneling gate leakage current density at low gate voltage  Gate leakage current is direct tunneling current  Two different dielectric, pure HfAlO and HfAlO embedded with SWCNTs.  As gate voltages increases tunneling current density decreases.  Tunneling current is lower in embedded CNTs than pure HfAlO dielectric.  SWCNTs stored charges, breaks tunneling paths from channel to gate and current density decreases.

32 32 Observations F-N Tunneling current as a function of high gate voltages  Field emission or F-N tunneling current as a function of applied gate voltage.  The F-N tunneling onset voltage is lower in CNT embedded dielectric than pure HfAlO oxide dielectric

33 33 Observation F-N plot of pure HfAlO and CNT embedded HfAlO dielectric  F-N plot is straight line.  Slopes of the two different dielectrics pure and embedded are different  For a particular applied field the F-N tunneling current density is higher in CNT embedded dielectric than pure HfAlO oxide dielectric.  The dielectric constant is higher in CNT embedded dielectric than pure HfAlO dielectric

34 34 Observation Direct tunneling current with different nanotube diameters  Gate leakage current is direct tunneling current  As applied voltage increases tunneling current decreases  As the diameter of nanotube decreases direct tunneling current decreases.

35 35 Observation F-N Tunneling current with the variation of nanotube diameters  F-N tunneling current with different diameters of nanotubes  The F-N tunneling onset voltage decreases with the increase of the nanotube diameter.  The diameter in nanometer regime can cause a highly localized field across the nanotube surface. This helps to increase the Field emission current.

36 36 Observation F-N tunneling current of different pure and embedded dielectric  High positive gate voltage  nc-Si embedded in SiO 2 matrix  SWCNT embedded in high-k dielectric  High-k dielectric is HfAlO  F-N onset voltage is maximum in case of pure SiO 2 and minimum in case of embedded CNTs in HfAlO  Embedded CNTs have better Field emission properties than embedded nc-Si.  Embedded CNT has highest dielectric constant.

37 37 Observation F-N plot with different pure and embedded dielectrics  F-N tunneling current higher in embedded dielectric than pure oxide  Tunneling current in embedded CNTs is higher than in embedded nc-Si  The value of dielectric constant is higher in HfAlO than Pure SiO 2  Tunneling current increases with the increase of dielectric constant value.

38 38 Observation  F-N onset voltage is highest in case of pure SiO 2  Onset voltage decreases with the introduction of nanoparticles.  Onset voltage is lower in case of CNT than in nc_si.

39 39 Observation

40 40 Observation

41 41 Observation  Leakage current is lower in high-k dielectric HfO2, than pure SiO2  With embedded nanoparticles direct tunneling current also decreases  It is lowest in Hf)2 embedded with CNTs  All this is due to the higher value of dielectric constant of gate oxide

42 42 Conclusion CNT-MOSFET device appears to yield better performance than the conventional MOSFET CNT-MOSFET device appears to yield better performance than the conventional MOSFET The current voltage characteristics predicts that the device current of CNT-MOSFET is higher than the conventional one. The current voltage characteristics predicts that the device current of CNT-MOSFET is higher than the conventional one. The narrow diameter tube shows similar performance compared to conventional one. The narrow diameter tube shows similar performance compared to conventional one. CNT-MOSFET may represent the new paradigm for devices in the 21 st century CNT-MOSFET may represent the new paradigm for devices in the 21 st century

43 43


Download ppt "1 Nanoelectronic Devices based on Silicon MOS structure Prof.C.K.Sarkar IEEE distinguish lecturer Dept of Electronics and Telecommunication Engineering."

Similar presentations


Ads by Google