Presentation is loading. Please wait.

Presentation is loading. Please wait.

Dynamic SCAN Clock control In BIST Circuits

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Dynamic SCAN Clock control In BIST Circuits"β€” Presentation transcript:

1 Dynamic SCAN Clock control In BIST Circuits
Priyadharshini Shanmugasundaram Vishwani D. Agrawal

2 Reduce test time without exceeding power budget
Problem Statement Reduce test time without exceeding power budget Test power and test time are known problems Increasing test frequency increases test power - undesirable 1/7/2011 RASDAT '11

3 A Built-In Self-Test (BIST) Architecture
1/7/2011 RASDAT '11

4 Test Power Considerations
Circuit activity increases during testing and leads to high test power dissipation Drop in power supply voltage due to IR drop Drop in voltage lowers current flowing through transistor Time taken to charge load capacitor increases Causes stuck and delay faults Ground bounce Increase in ground voltage Incorrect operation of transistors Excessive heating Permanent damage in circuit Good chip labeled bad β†’ yield loss Test clock frequency lowered to reduce power dissipation 1/7/2011 RASDAT '11

5 Main Idea Different test vector bits consume different amounts of power Test frequency chosen based on peak test power consumption All test vector bits applied at same frequency Test vector bits consuming lower power can be applied at higher frequencies without exceeding power budget of the chip 1/7/2011 RASDAT '11

6 Speeding Up Scan Clock Power budget Cycle power Clock periods Power
1/7/2011 RASDAT '11

7 A Dynamic Scan Architecture
1/7/2011 RASDAT '11

8 Dynamic Control of Scan Clock
Monitor number of transitions in scan chain Speed-up scan clock when activity in scan chain is low or slow-down scan clock when activity in scan chain is high Scan-in time Without dynamic control 4π‘‡βˆ—8 = 32𝑇 With dynamic control 4π‘‡βˆ—4+3π‘‡βˆ—2+2π‘‡βˆ—2=26𝑇 Reduction (32π‘‡βˆ’26𝑇) 32𝑇 βˆ—100=18.75% Example: Dynamic control of scan clock Non-transition: Present bit in scan chain identical to previous bit (00 or 11) 1/7/2011 RASDAT '11

9 Mathematical Analysis - π›Όπ‘π‘’π‘Žπ‘˜=1
Verified with simulations C program to generate random vectors, N=1000, 𝛼 π‘π‘’π‘Žπ‘˜ =1 Reduction in scan-in time vs. 𝑣 ( 𝛼 𝑖𝑛 = 0.5) 𝒗 Reduction in Scan-In Time (%) Simulation Equation 1 2 0.34 4 12.64 12.5 8 18.78 18.75 16 22.03 21.88 32 23.56 23.44 64 25.17 24.22 128 27.41 24.61 Variation of scan-in time reduction with 𝑣 for different values of 𝛼 Reduction in scan-in time higher for lower 𝛼𝑖𝑛 1/7/2011 RASDAT '11

10 Experimental Results - π›Όπ‘π‘’π‘Žπ‘˜=1
Flip-flops added at primary inputs and outputs of Test-per-scan BIST model and chained together Total number of scan flip-flops = Number of primary inputs + Number of D-type flip-flops + Number of primary outputs Circuits built with and without Dynamic Scan Clock Control MentorGraphics ModelSim used to find testing time in both cases Synopsys DesignCompiler used to estimate area Synopsys PrimeTime PX used for power (activity per unit time) analysis Test-per-scan BIST model 1/7/2011 RASDAT '11

11 Experimental Results - 𝛼 π‘π‘’π‘Žπ‘˜ = 1
Reduction in test time in ISCAS89 benchmark circuits – single scan chain, self tested Circuit Number of scan flip-flops Number of frequencies Reduction in time (%) Increase in area (%) s27 8 2 7.49 14.72 s386 20 4 15.25 15.29 s838 67 13.51 11.73 s5378 263 13.03 6.65 s13207 852 19.00 3.98 s35932 2083 18.74 2.55 s38584 1768 18.91 2.13 Single scan vector 𝛼 𝑖𝑛 =0.25 Test time reduction 22.5% Activity per unit time closer to peak limit using dynamic scan clock technique Peak limit never exceeded Activity per unit time analysis (Synopsys PrimeTime PX) – s386 circuit 1/7/2011 RASDAT '11

12 Experimental Results - 𝛼 π‘π‘’π‘Žπ‘˜ = 1
Reduction in test time in ITC02 benchmark circuits Circuit Number of scan flip-flops Number of frequencies Test time reduction (%)Β  𝜢 π’Šπ’ β‰ˆ 𝟎 𝜢 π’Šπ’ = 𝟎.πŸ“ 𝜢 π’Šπ’ β‰ˆ 𝟏 u226 1416 8 46.68 18.75 d281 3813 16 46.74 21.81 d695 8229 32 48.28 23.36 f2126 15593 64 49.15 24.18 q12710 26158 128 49.45 24.53 p93791 96916 512 49.72 24.81 a586710 41411 256 49.73 24.77 a) without don’t care bits (961 vectors) b) with don’t care bits (14196 vectors) Distribution of activity factor for test vectors of s38584 circuit 1/7/2011 RASDAT '11

13 Improved Dynamic Clock
1/7/2011 RASDAT '11

14 Conclusion Dynamic control of scan clock frequency is proposed
Reduces testing time without exceeding power budget On-chip activity monitor for self testing circuits to keep track of activity in scan chain Vectors with low average scan-in activity and much higher peak activity give high reduction in test time. Up to 50% reduction in test time may be possible. Other references: P. Shanmugasundaram, Test Time Optimization in Scan Circuits, Master’s Thesis, Department of ECE, Auburn University, Auburn, Alabama, December 2010. P. Shanmugasundaram and V. D. Agrawal, β€œDynamic Scan Clock Control for Test Time Reduction Maintaining Peak Power Limit,” Proc. VLSI Test Symposium, May 2011. P. Shanmugasundaram and V. D. Agrawal, β€œDynamic Scan Clock Control in BIST Circuits,” Proc. International Conference on Industrial Electronics, Mar 2011. 1/7/2011 RASDAT '11

Download ppt "Dynamic SCAN Clock control In BIST Circuits"

Similar presentations

TEST TIME OPTIMIZATION In Scan Circuits Priyadharshini S. Masters Thesis Defense Thesis Advisor: Dr. Vishwani D. Agrawal Committee Members: Dr. Adit D.

TEST TIME OPTIMIZATION In Scan Circuits Priyadharshini S. Masters Thesis Defense Thesis Advisor: Dr. Vishwani D. Agrawal Committee Members: Dr. Adit D.
Selected Design Topics. Integrated Circuits Integrated circuit (informally, a chip) is a semiconductor crystal (most often silicon) containing the electronic.

Selected Design Topics. Integrated Circuits Integrated circuit (informally, a chip) is a semiconductor crystal (most often silicon) containing the electronic.
Copyright 2001, Agrawal & BushnellLecture 12: DFT and Scan1 VLSI Testing Lecture 10: DFT and Scan n Definitions n Ad-hoc methods n Scan design  Design.

Copyright 2001, Agrawal & BushnellLecture 12: DFT and Scan1 VLSI Testing Lecture 10: DFT and Scan n Definitions n Ad-hoc methods n Scan design  Design.
Weighted Random and Transition Density Patterns for Scan-BIST Farhana Rashid* Vishwani D. Agrawal Auburn University ECE Department, Auburn, Alabama 36849.

Weighted Random and Transition Density Patterns for Scan-BIST Farhana Rashid* Vishwani D. Agrawal Auburn University ECE Department, Auburn, Alabama
1 A Random Access Scan Architecture to Reduce Hardware Overhead Anand S. Mudlapur Vishwani D. Agrawal Adit D. Singh Department of Electrical and Computer.

1 A Random Access Scan Architecture to Reduce Hardware Overhead Anand S. Mudlapur Vishwani D. Agrawal Adit D. Singh Department of Electrical and Computer.
Electronic memory & logic devices. Solid State Physics N N P P +- Transistors And diodes Logic gates Memory devices : Flip flops Flip Flop Flip Flop Flip.

Electronic memory & logic devices. Solid State Physics N N P P +- Transistors And diodes Logic gates Memory devices : Flip flops Flip Flop Flip Flop Flip.
Power Reduction Techniques For Microprocessor Systems

Power Reduction Techniques For Microprocessor Systems
Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/201331 ST IEEE VLSI.

Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/ ST IEEE VLSI.
Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program Tezaswi Raja Vishwani Agrawal Michael L. Bushnell Rutgers University,

Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program Tezaswi Raja Vishwani Agrawal Michael L. Bushnell Rutgers University,
CMOS Circuit Design for Minimum Dynamic Power and Highest Speed Tezaswi Raja, Dept. of ECE, Rutgers University Vishwani D. Agrawal, Dept. of ECE, Auburn.

CMOS Circuit Design for Minimum Dynamic Power and Highest Speed Tezaswi Raja, Dept. of ECE, Rutgers University Vishwani D. Agrawal, Dept. of ECE, Auburn.
Dynamic Scan Clock Control In BIST Circuits Priyadharshini Shanmugasundaram Vishwani D. Agrawal

Dynamic Scan Clock Control In BIST Circuits Priyadharshini Shanmugasundaram Vishwani D. Agrawal
Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.

Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.
10/27/05ELEC 5970-001/6970-001 Lecture 161 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

10/27/05ELEC / Lecture 161 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
11/17/05ELEC 5970-001/6970-001 Lecture 201 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

11/17/05ELEC / Lecture 201 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.

August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.
1 Lecture 23 Design for Testability (DFT): Full-Scan n Definition n Ad-hoc methods n Scan design Design rules Scan register Scan flip-flops Scan test sequences.

1 Lecture 23 Design for Testability (DFT): Full-Scan n Definition n Ad-hoc methods n Scan design Design rules Scan register Scan flip-flops Scan test sequences.
Spring 07, Feb 20 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Reducing Power through Multicore Parallelism Vishwani.

Spring 07, Feb 20 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Reducing Power through Multicore Parallelism Vishwani.
Practically Realizing Random Access Scan By Anand Mudlapur ECE Dept. Auburn University.

Practically Realizing Random Access Scan By Anand Mudlapur ECE Dept. Auburn University.
Low Power Implementation of Scan Flip-Flops Chris Erickson Graduate Student Department of Electrical and Computer Engineering Auburn University, Auburn,

Low Power Implementation of Scan Flip-Flops Chris Erickson Graduate Student Department of Electrical and Computer Engineering Auburn University, Auburn,
8/19/04ELEC 5970-003/6970-0031 ELEC 5970-003/6970-003 Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.

8/19/04ELEC / ELEC / Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.

Similar presentations

Ads by Google