Presentation is loading. Please wait.

Presentation is loading. Please wait.

TEAL - TEst Abstraction Layer A C++ class library using VPI.

Published byOpal Maud Powers Modified over 9 years ago

Similar presentations

Presentation on theme: "TEAL - TEst Abstraction Layer A C++ class library using VPI."— Presentation transcript:

1 TEAL - TEst Abstraction Layer A C++ class library using VPI

2 ---Preliminary---© 2004 Mike Mintz2 Teal Testbench DUT CheckerGenerator BFM Uart CheckerGenerator BFM Ethernet Test Parameters Results File

3 ---Preliminary---© 2004 Mike Mintz3 Comparison System Verilog: SVA Assertions Single Inheritrance Specman: Coverage Constraint Solver AOP Temporal Expressions When Clause Teal: Open Source, Free Full power of C/C++ Backdoor Memory Access Dictionary Stable Random Four State Logic Threads Logging

4 ---Preliminary---© 2004 Mike Mintz4 Basics reg a_value (0x22) reg b_value (0x44, 32) + - < > == && || b_value(9,1); vreg address (“top.module_1.addr”); log << “address is: “ << address << endm; address = a_value << 2; address = 0x5151; Module top module_1 reg [37:0] addr;

5 ---Preliminary---© 2004 Mike Mintz5 Threads at (posedge (clock) || negedge (reset_n)); · · · vreg address (“top.module_1.addr”); vreg data (“top.module_1.data”); · · · · · · User Main function Module top module_1 reg [37:0] addr; reg [31:0] data; wire reset_n; wire clock; initial $teal_main Start Simulation

6 ---Preliminary---© 2004 Mike Mintz6 Real Threads Module top DMA CPU IO Hub DS3 Utopia dma_checker.start (); Checker Generator BFM Checker GeneratorBFM Checker Backdoor Memory C/C++ code DS3_top.start (); bfm_top.start ();

7 ---Preliminary---© 2004 Mike Mintz7 Test Parameters Checker Generator BFM Checker GeneratorBFM Checker Backdoor Memory C/C++ code force_error 0 dma_enable 1 baud_rate 115200 921600 ds3_top_0_num_ds3 23 basic_test.txt calea_probability 75 include basic_test.txt //override force_error force_error 1 directed_test.txt

8 ---Preliminary---© 2004 Mike Mintz8 Logging [0 ns] Note: Starting thread user_main [10 ns] [test_1_main] Waiting for reset_n. [12387 ns] [test_1_main] reset_n occurred. Starting up... [99899 ns] Error: unexpected interrupt vector: 0x51 [180000 ns] Test completed and passed. basic_results.txt bfm_1 vlog bfm_2 vlog Vout Checker vlog Stimulus vlog main vlog bfm_1 vlog

9 ---Preliminary---© 2004 Mike Mintz9 Summary Free Open source C/C++ based logging Test Parameters 4 state logic Stable Random Threads

Download ppt "TEAL - TEst Abstraction Layer A C++ class library using VPI."

Similar presentations

© Copyright 2013 Xilinx. How to Kill 4 Birds with 1 Stone: Using Formal Verification to Validate Legal Configurations, Find Design Bugs, and Improve Testbench.

© Copyright 2013 Xilinx. How to Kill 4 Birds with 1 Stone: Using Formal Verification to Validate Legal Configurations, Find Design Bugs, and Improve Testbench.
Hub The Only Co-Simulation Tool of Its Kind on the Market The Only Co-Simulation Tool of Its Kind on the Market.

Hub The Only Co-Simulation Tool of Its Kind on the Market The Only Co-Simulation Tool of Its Kind on the Market.
Stimulus and Response. Simple Stimulus Verifying the Output Self-Checking Testbenches Complex Stimulus Complex Response Predicting the Output.

Stimulus and Response. Simple Stimulus Verifying the Output Self-Checking Testbenches Complex Stimulus Complex Response Predicting the Output.
Chapter 15:Introduction to Verilog Testbenches Objectives In this section,you will learn about designing a testbench: Creating clocks Including files Strategic.

Chapter 15:Introduction to Verilog Testbenches Objectives In this section,you will learn about designing a testbench: Creating clocks Including files Strategic.
The need for AMS assertions Verify the analog/digital interfaces at block and SoC levels –Check properties involving voltages and currents –Check complex.

The need for AMS assertions Verify the analog/digital interfaces at block and SoC levels –Check properties involving voltages and currents –Check complex.
Simulation executable (simv)

Simulation executable (simv)
ECE 551 Digital Design And Synthesis

ECE 551 Digital Design And Synthesis
Synchronous Sequential Logic

Synchronous Sequential Logic
Chap. 6 Dataflow Modeling

Chap. 6 Dataflow Modeling
Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.

Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.
How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.

How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.
FSM examples.

FSM examples.
Universal Verification Methodology (UVM) Benefits Mustafa Khairallah Boost Valley Boost Valley Consulting 1.

Universal Verification Methodology (UVM) Benefits Mustafa Khairallah Boost Valley Boost Valley Consulting 1.
Easy Steps Towards Virtual Prototyping using the SystemVerilog DPI

Easy Steps Towards Virtual Prototyping using the SystemVerilog DPI
OUTLINE Introduction Basics of the Verilog Language Gate-level modeling Data-flow modeling Behavioral modeling Task and function.

OUTLINE Introduction Basics of the Verilog Language Gate-level modeling Data-flow modeling Behavioral modeling Task and function.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 491 - Senior Design I Lecture 7 - Verification.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Senior Design I Lecture 7 - Verification.
I/O Hardware n Incredible variety of I/O devices n Common concepts: – Port – connection point to the computer – Bus (daisy chain or shared direct access)

I/O Hardware n Incredible variety of I/O devices n Common concepts: – Port – connection point to the computer – Bus (daisy chain or shared direct access)
OS Spring’03 Introduction Operating Systems Spring 2003.

OS Spring’03 Introduction Operating Systems Spring 2003.
Creating Test Environments HDL Model HDL Testbench Simulation Engine API stimulus check Testbench Program stimulus check Non-HDL languages may be used.

Creating Test Environments HDL Model HDL Testbench Simulation Engine API stimulus check Testbench Program stimulus check Non-HDL languages may be used.
Design Synopsys System Verilog API Donations to Accellera João Geada.

Design Synopsys System Verilog API Donations to Accellera João Geada.

Similar presentations

Ads by Google