1. L1 Board CERN 3-June-2003 A. Bay UNI-Lausanne

2. RB1: 10 MHz, VME I/F 2 FADC channels RB2: 40 MHz, VME I/F 4 FADC channels RB3 (mother-board): 40 MHz, LHCb DAQ I/F 16 FADC channels Final board: 32 - 64 channels optical/analogue "Common L1" board CL1 ~300 CL1 boards needed history RB

3. Motivations for CL1 Boundary conditions are in favour for a common L1: Data format after L0 similar for all sub-detectors. L1 functionalities similar for all sub-detectors. Differences can be accommodated by specific FPGAs. 1.6 Gbits/s optical links to bring signal to barracks (except VeLo). TTC, ECS, DAQ interface in common. Interface to L1 interface not foreseen for all sub-detectors, but... Pro: Minimize design effort. Maintenance and upgrade simplified. Cost decrease because more boards will be produced. Con: Project needs the coordination of several groups. We might face scheduling problems. + Political, + cost, +...

4. a common scheme... input: optical or analogue data/event synchronisation: external: GOL data valid,... internal: FEM clock / L0 / L1: TTC L1B: 58 kevents (52 ms) enough calculation power for common mode correction, sparsification,... New: L1 (DAQ) Interface will "pack" 16 (32) evts into "Super events" before sending to the ethernet switch. 8 bits from TTC broadcast used to form IP address.

5. Across LHCb subdetector N boardscomments  VeLo84analogue input (64 channels/board)  ST/TT892x12 = 24 optical inputs/board  OT242x9 = 18 optical - high occupancy  PileUp 4 ? RICH18PMTs 4Calo22(Cyril talk) ? Calo trig. 5  Mu 7 ? Mu trig. 4cost ? ? L0 DU 1custom input card ? L1 DU 1custom output ~260 + 15% spares = 290 CL1 boards

6. Development organization Gigabit ethernet card (CERN) Mother board (Lausanne), including generic programming (common VHDL framework including synchronisation, L1B, DAQ and L1 trigger interface,...) generic mechanics, racks&crates, power,...  VeLo specific (Lausanne,...)  IT/ST specific (Lausanne, Zuerich,...)  Veto (NIKEF) .... ECS (credit-card PC, glue-card, C library) (CERN, Genova) Optical receiver card (Heidelberg,...) Test tools, software and hardware, generic (CERN, Lausanne,...) Documentation (Lausanne,...)

7. Production organization Gigabit eth cards (CERN) Mother boards (Lausanne)  VeLo specific: analogue boards (Lausanne)  IT/ST specific (Lausanne, Zuerich,...)  Veto (NIKEF) .... ECS, glue-cards (CERN, Genova) Optical receiver cards (Heidelberg) Testing procedure to be defined. Specific tests under responsibility of sub-detectors. As a first approximation, from the previous slide we get: Cost optimization might require to group orders, etc...