Download presentation
Presentation is loading. Please wait.
1
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 1 The Digital Logic Level (4) Ass. Prof. Dr. Masri Ayob TK2123 : Lecture 16
2
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 2 Encoders: Decimal-to-BCD Encoder
3
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 3 Encoders 8-line-to-3-line encoder8-line-to-3-line encoder
4
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 4 Code Converters : BCD-to-binary conversion
5
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 5 Multiplexers (Data Selectors) 4-input multiplexer4-input multiplexer
6
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 6 Multiplexers (Data Selectors) Expanded multiplexersExpanded multiplexers
7
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 7 Demultiplexers 2-line-to-4-line demux2-line-to-4-line demux
8
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 8 Clocks (a) A clock. (b) The timing diagram for the clock. (c) Generation of an asymmetric clock.
9
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 9 Latches (3) A clocked D latch.
10
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 10 Flip-Flops (1) (a) A pulse generator. (b) Timing at four points in the circuit.
11
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 11 D flip-flop
12
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 12 Flip-Flops (3) D latches and flip-flops.
13
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 13 Flip-Flops (4) Dual D flip-flop.
14
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 14 Memory Organization (1) Logic diagram for a 4 x 3 memory. Each row is one of the four 3- bit words.
15
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved. Slide 15 Thank you Q&A
Similar presentations
© 2024 SlidePlayer.com. Inc.
All rights reserved.