Presentation is loading. Please wait.

Presentation is loading. Please wait.

Comprehensive VHDL Module 6 Types November 2000. 6-2 Comprehensive VHDL: Types Copyright © 2000 Doulos Types Aim ©To understand the use and synthesis.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Comprehensive VHDL Module 6 Types November 2000. 6-2 Comprehensive VHDL: Types Copyright © 2000 Doulos Types Aim ©To understand the use and synthesis."— Presentation transcript:

1 Comprehensive VHDL Module 6 Types November 2000

2 6-2 Comprehensive VHDL: Types Copyright © 2000 Doulos Types Aim ©To understand the use and synthesis of enumeration types, STD_LOGIC and STD_LOGIC_VECTOR Topics covered ©Enumeration types ©Type STD_LOGIC and bus resolution ©Initial values ©Slices and concatenation ©Overloading and conversion ©Standard packages

3 6-3 Comprehensive VHDL: Types Copyright © 2000 Doulos Enumeration Types type Opcode is (Add, Neg, Load, Store, Jmp, Halt); signal S: Opcode; S <= Add; process (S) begin case S is when Add =>... ©Defining a new data type for a control bus

4 6-4 Comprehensive VHDL: Types Copyright © 2000 Doulos Synthesis of Enumeration Types 000001 101Halt 000010 100Jmp 000100 011Store 001000 010Load 010000 001Neg 100000 000Add One HotBinary Synthesis ASIC Tools FPGA Tools

5 6-5 Comprehensive VHDL: Types Copyright © 2000 Doulos Multi-Valued Logic Types type BOOLEAN is (FALSE, TRUE); type BIT is ('0', '1'); type BOOLEAN is (FALSE, TRUE); type BIT is ('0', '1'); type STD_ULOGIC is ( 'U', -- Uninitialized (the default) 'X', -- Forcing Unknown '0', -- Forcing 0 '1', -- Forcing 1 'Z', -- High Impedance 'W', -- Weak Unknown 'L', -- Weak 0 'H', -- Weak 1 '-'); -- Don't care (for synthesis) subtype STD_LOGIC is RESOLVED STD_ULOGIC; type STD_ULOGIC is ( 'U', -- Uninitialized (the default) 'X', -- Forcing Unknown '0', -- Forcing 0 '1', -- Forcing 1 'Z', -- High Impedance 'W', -- Weak Unknown 'L', -- Weak 0 'H', -- Weak 1 '-'); -- Don't care (for synthesis) subtype STD_LOGIC is RESOLVED STD_ULOGIC; In package STD.STANDARD In package IEEE.STD_LOGIC_1164 For resolving bus conflicts

6 6-6 Comprehensive VHDL: Types Copyright © 2000 Doulos Logical Operators Logical operators and nand or nor xor not and nand or nor xor not Defined on types BOOLEAN BIT BIT_VECTOR STD_LOGIC STD_LOGIC_VECTOR BOOLEAN BIT BIT_VECTOR STD_LOGIC STD_LOGIC_VECTOR xnor VHDL 93

7 6-7 Comprehensive VHDL: Types Copyright © 2000 Doulos Tristate Drivers signal BUSS, ENB1, ENB2, D1, D2: STD_LOGIC;... TRISTATE1: process (ENB1, D1) begin if ENB1 = '1' then BUSS <= D1; else BUSS <= 'Z'; end if; end process; TRISTATE2: process (ENB2, D2) begin if ENB2 = '1' then BUSS <= D2; else BUSS <= 'Z'; end if; end process; Resolution Function BUSS Driver Tristate1, BUSS Driver Tristate2, BUSS subtype STD_LOGIC is RESOLVED STD_ULOGIC;

8 6-8 Comprehensive VHDL: Types Copyright © 2000 Doulos STD_LOGIC Bus Resolution 'W' '1' '0' 'X' 'L' 'H' ‘ - ’ 'Z' 'U' ©Strength of STD_LOGIC values is defined in package STD_LOGIC_1164 ©Values higher in the lattice are stronger

9 6-9 Comprehensive VHDL: Types Copyright © 2000 Doulos Initial Values type Opcode is (Add, Neg, Load, Store, Jmp, Halt); signal S: Opcode; signal CLOCK, RESET: STD_LOGIC; variable V1: STD_LOGIC_VECTOR(0 to 1); variable V2: STD_LOGIC_VECTOR(0 to 1) := "01"; signal N: Opcode := Halt; constant SIZE: INTEGER := 16; constant ZERO: STD_LOGIC_VECTOR := "0000"; type Opcode is (Add, Neg, Load, Store, Jmp, Halt); signal S: Opcode; signal CLOCK, RESET: STD_LOGIC; variable V1: STD_LOGIC_VECTOR(0 to 1); variable V2: STD_LOGIC_VECTOR(0 to 1) := "01"; signal N: Opcode := Halt; constant SIZE: INTEGER := 16; constant ZERO: STD_LOGIC_VECTOR := "0000"; ©Signals and variables are initialized at the start of simulation ©Default value is the leftmost value of the type ©Synthesis ignores initial values Initial value Add Initial value 'U' Initial value "UU"

10 6-10 Comprehensive VHDL: Types Copyright © 2000 Doulos Slice Names variable V: STD_LOGIC_VECTOR(0 to 7); variable F: STD_LOGIC_VECTOR(3 downto 0); F := V(2 to 5) F(1 downto 0) := "11"; V(0 to 1) := F(3 downto 2);

11 6-11 Comprehensive VHDL: Types Copyright © 2000 Doulos Concatenation signal A, B: STD_LOGIC_VECTOR(7 downto 0); signal F : STD_LOGIC_VECTOR(15 downto 0); 1230 A 56741230 & B 5674 910118 F 1314151212305674 F <= A & B; ©Concatenation operator “&”

12 6-12 Comprehensive VHDL: Types Copyright © 2000 Doulos Shifting Logical shift left: signal REG: STD_LOGIC_VECTOR(N-1 downto 0); REG <= REG(N-2 downto 0) & '0'; REG before REG after 1230 N-1N-2 0 1230 N-1N-2

13 6-13 Comprehensive VHDL: Types Copyright © 2000 Doulos Operator Overloading library IEEE; use IEEE.STD_LOGIC_1164.all; entity ADDER is port (A, B: in STD_LOGIC_VECTOR(7 downto 0); SUM : out STD_LOGIC_VECTOR(7 downto 0)); end; architecture A1 of ADDER is begin SUM <= A + B; end; Error: "+" is not defined for type STD_LOGIC_VECTOR

14 6-14 Comprehensive VHDL: Types Copyright © 2000 Doulos Standard Packages BOOLEAN BIT BIT_VECTOR INTEGER REAL TIME STRING CHARACTER BOOLEAN BIT BIT_VECTOR INTEGER REAL TIME STRING CHARACTER Package IEEEE.STD_LOGIC_1164Package STD.STANDARD = /= > >= < <= = /= > >= < <= STD_LOGIC STD_LOGIC_VECTOR STD_LOGIC STD_LOGIC_VECTOR and nand or nor xor not and nand or nor xor not Types Operators Implicit operators Types

15 6-15 Comprehensive VHDL: Types Copyright © 2000 Doulos Implicit Relational Operators 'U' < 'X' < '0' < '1' < 'Z' < 'W' < 'L' < 'H' < '-' "0" < "00" < "000" < "001" < "100" < "111" < "1111" ©Beware: for type STD_LOGIC_VECTOR ©Beware: for type STD_LOGIC

16 6-16 Comprehensive VHDL: Types Copyright © 2000 Doulos Using NUMERIC_STD library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; entity ADDER is port (A, B: in UNSIGNED(7 downto 0); SUM : out UNSIGNED(7 downto 0)); end; architecture A1 of ADDER is begin SUM <= A + B; end; IEEE Std 1076.3

17 6-17 Comprehensive VHDL: Types Copyright © 2000 Doulos Conversion Functions N <= TO_INTEGER(U); N <= TO_INTEGER(S); U <= TO_UNSIGNED(N, 8); S <= TO_SIGNED(N, 8); N <= TO_INTEGER(U); N <= TO_INTEGER(S); U <= TO_UNSIGNED(N, 8); S <= TO_SIGNED(N, 8); library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; signal U: UNSIGNED(7 downto 0); signal S: SIGNED(7 downto 0); signal N: INTEGER; signal U: UNSIGNED(7 downto 0); signal S: SIGNED(7 downto 0); signal N: INTEGER;

18 6-18 Comprehensive VHDL: Types Copyright © 2000 Doulos Array Type Conversion signal U: UNSIGNED(7 downto 0); signal S: SIGNED(7 downto 0); signal V: STD_LOGIC_VECTOR(7 downto 0); U <= UNSIGNED(S); S <= SIGNED(U); U <= UNSIGNED(V); S <= SIGNED(V); V <= STD_LOGIC_VECTOR(U); V <= STD_LOGIC_VECTOR(S); U <= UNSIGNED(S); S <= SIGNED(U); U <= UNSIGNED(V); S <= SIGNED(V); V <= STD_LOGIC_VECTOR(U); V <= STD_LOGIC_VECTOR(S); Closely related types Type name used for type conversion ©Type Conversions between closely related types

19 6-19 Comprehensive VHDL: Types Copyright © 2000 Doulos Numeric_std and Std_logic_vector signal V: STD_LOGIC_VECTOR(7 downto 0); signal N: INTEGER; N <= TO_INTEGER(UNSIGNED(V)); V <= STD_LOGIC_VECTOR(TO_UNSIGNED(N, 8)); library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; Type conversion Conversion function V <= STD_LOGIC_VECTOR(SIGNED(V) + 1); Type conversion Conversion function

20 6-20 Comprehensive VHDL: Types Copyright © 2000 Doulos Summary of NUMERIC_STD + - * / rem mod >= = /= UNSIGNED x UNSIGNED UNSIGNED x NATURAL NATURAL x UNSIGNED SIGNED x SIGNED SIGNED x INTEGER INTEGER x SIGNED + - * / rem mod >= = /= UNSIGNED x UNSIGNED UNSIGNED x NATURAL NATURAL x UNSIGNED SIGNED x SIGNED SIGNED x INTEGER INTEGER x SIGNED TO_INTEGER [UNSIGNED ] return INTEGER TO_INTEGER [SIGNED ] return INTEGER TO_UNSIGNED [NATURAL, NATURAL] return UNSIGNED TO_SIGNED [INTEGER, NATURAL] return SIGNED RESIZE [UNSIGNED, NATURAL] return UNSIGNED RESIZE [SIGNED, NATURAL] return SIGNED TO_INTEGER [UNSIGNED ] return INTEGER TO_INTEGER [SIGNED ] return INTEGER TO_UNSIGNED [NATURAL, NATURAL] return UNSIGNED TO_SIGNED [INTEGER, NATURAL] return SIGNED RESIZE [UNSIGNED, NATURAL] return UNSIGNED RESIZE [SIGNED, NATURAL] return SIGNED sll srl rol ror UNSIGNED x INTEGER SIGNED x INTEGER sll srl rol ror UNSIGNED x INTEGER SIGNED x INTEGER not and or nand nor xor xnor UNSIGNED x UNSIGNED SIGNED x SIGNED not and or nand nor xor xnor UNSIGNED x UNSIGNED SIGNED x SIGNED Signatures (VHDL 93)

21 6-21 Comprehensive VHDL: Types Copyright © 2000 Doulos Shift and Rotate Operators sll srl sla sra rol ror sll srl sla sra rol ror BIT_VECTOR VHDL 93 sll srl rol ror sll srl rol ror SIGNED UNSIGNED SIGNED UNSIGNED signal S: SIGNED; S <= S srl 1; signal S: SIGNED; S <= S srl 1; Shift right one place and sign extend

22 6-22 Comprehensive VHDL: Types Copyright © 2000 Doulos library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; entity Adder is port (A : in STD_LOGIC_VECTOR(7 downto 0); B : in INTEGER; C : in SIGNED(7 downto 0); SUM: out SIGNED(7 downto 0)); end; architecture Arch of Adder is begin SUM <= ; end; library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; entity Adder is port (A : in STD_LOGIC_VECTOR(7 downto 0); B : in INTEGER; C : in SIGNED(7 downto 0); SUM: out SIGNED(7 downto 0)); end; architecture Arch of Adder is begin SUM <= ; end; Quiz 1 Fill in the box

23 6-23 Comprehensive VHDL: Types Copyright © 2000 Doulos Quiz 1 Solution library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; entity Adder is port (A : in STD_LOGIC_VECTOR(7 downto 0); B : in INTEGER; C : in SIGNED(7 downto 0); SUM: out SIGNED(7 downto 0)); end; architecture Arch of Adder is begin SUM <= ; end; library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; entity Adder is port (A : in STD_LOGIC_VECTOR(7 downto 0); B : in INTEGER; C : in SIGNED(7 downto 0); SUM: out SIGNED(7 downto 0)); end; architecture Arch of Adder is begin SUM <= ; end; SIGNED(A) + B + C;

24 6-24 Comprehensive VHDL: Types Copyright © 2000 Doulos Quiz 2 Fill in the box library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; entity Mux8to1 is port (Address: in Std_logic_vector(2 downto 0); IP: in Std_logic_vector(7 downto 0); OP: out Std_logic); end; architecture Arch of Mux8to1 is begin OP <= IP( (Address) ); end; library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; entity Mux8to1 is port (Address: in Std_logic_vector(2 downto 0); IP: in Std_logic_vector(7 downto 0); OP: out Std_logic); end; architecture Arch of Mux8to1 is begin OP <= IP( (Address) ); end;

25 6-25 Comprehensive VHDL: Types Copyright © 2000 Doulos Quiz 2 Solution library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; entity Mux8to1 is port (Address: in Std_logic_vector(2 downto 0); IP: in Std_logic_vector(7 downto 0); OP: out Std_logic); end; architecture Arch of Mux8to1 is begin OP <= IP( (Address) ); end; library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; entity Mux8to1 is port (Address: in Std_logic_vector(2 downto 0); IP: in Std_logic_vector(7 downto 0); OP: out Std_logic); end; architecture Arch of Mux8to1 is begin OP <= IP( (Address) ); end; TO_INTEGER(UNSIGNED)));

26 6-26 Comprehensive VHDL: Types Copyright © 2000 Doulos Package STD_LOGIC_UNSIGNED/SIGNED library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_UNSIGNED.all; -- use IEEE.STD_LOGIC_SIGNED.all; Don't use both + - STD_LOGIC_VECTOR STD_ULOGIC INTEGER + - STD_LOGIC_VECTOR STD_ULOGIC INTEGER CONV_INTEGER[STD_LOGIC_VECTOR] return INTEGER >= = /= STD_LOGIC_VECTOR INTEGER >= = /= STD_LOGIC_VECTOR INTEGER * STD_LOGIC_VECTOR * STD_LOGIC_VECTOR

27 6-27 Comprehensive VHDL: Types Copyright © 2000 Doulos Package STD_LOGIC_ARITH library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all; + - UNSIGNED SIGNED STD_ULOGIC INTEGER + - UNSIGNED SIGNED STD_ULOGIC INTEGER CONV_INTEGER [INTEGER/UNSIGNED/SIGNED/STD_ULOGIC] return INTEGER CONV_UNSIGNED[INTEGER/UNSIGNED/SIGNED/STD_ULOGIC, INTEGER] return UNSIGNED CONV_SIGNED [INTEGER/UNSIGNED/SIGNED/STD_ULOGIC, INTEGER] return SIGNED CONV_STD_LOGIC_VECTOR[INTEGER/UNSIGNED/SIGNED/STD_ULOGIC, INTEGER] return STD_LOGIC_VECTOR EXT[STD_LOGIC_VECTOR, INTEGER] return STD_LOGIC_VECTOR SXT[STD_LOGIC_VECTOR, INTEGER] return STD_LOGIC_VECTOR CONV_INTEGER [INTEGER/UNSIGNED/SIGNED/STD_ULOGIC] return INTEGER CONV_UNSIGNED[INTEGER/UNSIGNED/SIGNED/STD_ULOGIC, INTEGER] return UNSIGNED CONV_SIGNED [INTEGER/UNSIGNED/SIGNED/STD_ULOGIC, INTEGER] return SIGNED CONV_STD_LOGIC_VECTOR[INTEGER/UNSIGNED/SIGNED/STD_ULOGIC, INTEGER] return STD_LOGIC_VECTOR EXT[STD_LOGIC_VECTOR, INTEGER] return STD_LOGIC_VECTOR SXT[STD_LOGIC_VECTOR, INTEGER] return STD_LOGIC_VECTOR >= = /= UNSIGNED SIGNED INTEGER >= = /= UNSIGNED SIGNED INTEGER * UNSIGNED SIGNED * UNSIGNED SIGNED

Download ppt "Comprehensive VHDL Module 6 Types November 2000. 6-2 Comprehensive VHDL: Types Copyright © 2000 Doulos Types Aim ©To understand the use and synthesis."

Similar presentations

1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.

1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.
Shifters Discussion D7.1 Example 18. 4-Bit Shifter.

Shifters Discussion D7.1 Example Bit Shifter.
VHDL ELEC 418 Advanced Digital Systems Dr. Ron Hayne Images Courtesy of Thomson Engineering.

VHDL ELEC 418 Advanced Digital Systems Dr. Ron Hayne Images Courtesy of Thomson Engineering.
Introduction to VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T1: Combinational Logic Circuits.

Introduction to VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T1: Combinational Logic Circuits.
VHDL Data Types Module F3.1. VHDL Data Types Scalar Integer Enumerated Real (floating point)* Physical* Composite Array Record Access (pointers)* * Not.

VHDL Data Types Module F3.1. VHDL Data Types Scalar Integer Enumerated Real (floating point)* Physical* Composite Array Record Access (pointers)* * Not.
Introduction to VHDL CSCE 496/896: Embedded Systems Witawas Srisa-an.

Introduction to VHDL CSCE 496/896: Embedded Systems Witawas Srisa-an.
VHDL And Synthesis Review. VHDL In Detail Things that we will look at: –Port and Types –Arithmetic Operators –Design styles for Synthesis.

VHDL And Synthesis Review. VHDL In Detail Things that we will look at: –Port and Types –Arithmetic Operators –Design styles for Synthesis.
Programming in VHDL Using Processes. How Processes Run A process is either in suspend mode or is running. For a process to run, there has to be a change.

Programming in VHDL Using Processes. How Processes Run A process is either in suspend mode or is running. For a process to run, there has to be a change.
The IEEE Libraries And Examples Using Functions. Libraries Using the Library Command VHDL allows libraries defined using: library LibraryName; Here, we.

The IEEE Libraries And Examples Using Functions. Libraries Using the Library Command VHDL allows libraries defined using: library LibraryName; Here, we.
Introduction to VHDL Multiplexers Discussion D1.1.

Introduction to VHDL Multiplexers Discussion D1.1.
ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.

ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448 – FPGA and ASIC Design with VHDL.
Concordia University 1 Lecture #8 In this lecture we will cover the following material: The standard package, The std_logic_1164  Objects & data Types.

Concordia University 1 Lecture #8 In this lecture we will cover the following material: The standard package, The std_logic_1164  Objects & data Types.
George Mason University Modeling of Arithmetic Circuits ECE 545 Lecture 7.

George Mason University Modeling of Arithmetic Circuits ECE 545 Lecture 7.
ECE 448: Spring 12 Lab Midterm Exam Review. Part 1: Detailed discussion of a selected midterm from Spring 2011. Part 2: Review & discussion of common.

ECE 448: Spring 12 Lab Midterm Exam Review. Part 1: Detailed discussion of a selected midterm from Spring Part 2: Review & discussion of common.
Reconfigurable Computing - VHDL - Types John Morris Chung-Ang University The University of Auckland.

Reconfigurable Computing - VHDL - Types John Morris Chung-Ang University The University of Auckland.
1 Part I: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.

1 Part I: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.
VHDL – Dataflow and Structural Modeling and Testbenches ENGIN 341 – Advanced Digital Design University of Massachusetts Boston Department of Engineering.

VHDL – Dataflow and Structural Modeling and Testbenches ENGIN 341 – Advanced Digital Design University of Massachusetts Boston Department of Engineering.
A VHDL Tutorial ENG2410. ENG241/VHDL Tutorial2 Goals Introduce the students to the following: –VHDL as Hardware description language. –How to describe.

A VHDL Tutorial ENG2410. ENG241/VHDL Tutorial2 Goals Introduce the students to the following: –VHDL as Hardware description language. –How to describe.
IAY 0600 Digital Systems Design

IAY 0600 Digital Systems Design
Lecture 3 Chap 4 Types Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

Lecture 3 Chap 4 Types Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

Similar presentations

Ads by Google