Presentation is loading. Please wait.

Presentation is loading. Please wait.

1 Lecture 7 Basic Circuit Analysis Definitions: Circuits, Nodes, Branches Kirchoff’s Current Law (KCL) Kirchoff’s Voltage Law (KVL) Examples and generalizations.

Similar presentations


Presentation on theme: "1 Lecture 7 Basic Circuit Analysis Definitions: Circuits, Nodes, Branches Kirchoff’s Current Law (KCL) Kirchoff’s Voltage Law (KVL) Examples and generalizations."— Presentation transcript:

1 1 Lecture 7 Basic Circuit Analysis Definitions: Circuits, Nodes, Branches Kirchoff’s Current Law (KCL) Kirchoff’s Voltage Law (KVL) Examples and generalizations Series and Parallel Configuration

2 BRANCHES AND NODES Branch: elements connected end-to-end, nothing coming off in between (in series) Node:place where elements are joined

3 NOTATION: NODE VOLTAGES The voltage drop from node X to a reference node (ground) is called the node voltage V x. Example: inout ground R C Vin Vout + - + -

4 KIRCHOFF’S CURRENT LAW Circuit with several branches connected at a node: (Sum of currents entering node)  (Sum of currents leaving node) = 0 Charge stored in node is zero (e.g. capacitor is part of a branch) Assume zero capacitance from node to ground unless explicit capacitor KIRCHOFF’s CURRENT LAW “KCL”:

5 USING KCL Kirchhoff’s Current Law (KCL) Formulation 1: Sum of currents entering node = sum of currents leaving node Use reference directions to determine “entering” and “leaving” currents--no concern about actual current directions  KCL yields one equation per node

6 ALTERNATIVE KCL FORMULATIONS Formulation 2: “Algebraic sum” of currents entering node = 0 where “algebraic sum” means currents leaving are included with a minus sign Formulation 3: “Algebraic sum” of currents leaving node = 0 where currents entering are included with a minus sign

7 MAJOR IMPLICATION KCL tells us that all of the elements in a single branch carry the same current. We say these elements are in series. Current entering node = Current leaving node i 1 = i 2

8 KIRCHHOFF’S CURRENT LAW EXAMPLE Currents entering the node: 24  A Currents leaving the node:  4  A + 10  A + i Three statements of KCL EQUIVALENT 24 = 10 + (  4) + i i = 18  A

9 GENERALIZATION OF KCL Sum of currents entering and leaving a closed surface is zero Physics 7B Note that circuit branches could be inside the surface. Could be a big chunk of circuit in here, e.g., could be a “Black Box” The surface can enclose more than one node!

10 KIRCHHOFF’S CURRENT LAW USING SURFACES Example entering leaving surface i must be 50 mA 50 mA i? Another example i=7  A 5A5A 2A2A i

11 R1 C1 R2 V1V1 X + - At node X: Current into X from the left: (V 1 - v X )/R1 Current out of X to the right: v X /R2 + Cdv X /dt KCL:(V 1 - v X )/R1 = v X /R2 + Cdv X /dt Given V 1, This differential equation can be solved for v X (t). KCL EXAMPLE: DIFFERENTIAL EQUATION

12 KIRCHHOFF’S VOLTAGE LAW (KVL) The algebraic sum of the voltage drops around any closed loop is zero. Why? We must return to the same potential (conservation of energy). + - V 2 Path “rise” or “step up” (negative drop) + - V 1 Path “drop” Closed loop: Path beginning and ending on the same node Remember our trick: to sum voltage drops on elements, look at the first sign you encounter on element when tracing path

13 KVL EXAMPLE Path 1: Path 2: Path 3: vcvc vava ++ ++ 3 2 1 +  vbvb v3v3 v2v2 ref. node + - Examples of three closed paths:

14 UNDERLYING ASSUMPTIONS OF KVL Assume no time-varying magnetic flux through the loop … if there was, Physics 7B  Faraday’s Law  induced emf (voltage) Avoid open loops! How do we deal with antennas (EECS 117A)? Include a voltage source as the circuit representation of the emf or “noise” pickup (we have a lumped model rather than a distributed (wave) model) Antennas are designed to “pick up” electromagnetic waves “Regular circuits” often do the same thing  not desirable! + 

15 ALTERNATIVE STATEMENTS OF KIRCHHOFF’S VOLTAGE LAW 1)For any node sequence A, B, C, D, …, M around a closed path, the voltage drop from A to M is given by 2) For all pairs of nodes i and j, the voltage drop from i to j is where the node voltages are measured with respect to the common node.

16 MAJOR IMPLICATION KVL tells us that any set of elements which are connected at both ends carry the same voltage. We say these elements are in parallel. KVL clockwise, start at top: Vb – Va = 0 Va = Vb

17 RESISTORS IN SERIES KCL tells us same current flows through every resistor KVL tells us Clearly, R 2 R 1 V SS I ? R 3 R 4  + Resistors in series can be made into one equivalent resistor (for easier analysis) So we replace the resistors with one, of resistance Works for any # of R!

18 RESISTORS IN PARALLEL KCL tells us I ss = I 1 + I 2 The two resistors are in parallel; they have the same voltage Vx = I 1 R 1 = I 2 R 2 Resistors in parallel can be made into one equivalent resistor (for easier analysis) R 2 R 1 I SS I 2 I 1 x ground I ss = Vx / R 1 + Vx / R 2 Vx = I ss R 1 R 2 / (R 1 +R 2 ) Generally, R eq = (R 1 -1 + R 2 -1 + R 3 -1 + …) -1


Download ppt "1 Lecture 7 Basic Circuit Analysis Definitions: Circuits, Nodes, Branches Kirchoff’s Current Law (KCL) Kirchoff’s Voltage Law (KVL) Examples and generalizations."

Similar presentations


Ads by Google